

## **BRAINWARE UNIVERSITY**

## **ODD Semester Examinations 2021-22**

 $Programme-Bachelor\ of\ Technology\ in\ Computer\ Science\ \&\ Engineering-2018\ [B.Tech.(CSE)]$ 

Course Name – Digital Electronics

Course Code – ESC(CSE)302

| (Semester III)  |   |    |  |
|---|---|----|--|
| Time allotted : 1 Hour 25 Minutes   | Full Marks : 7  | 70 |  |
| (Multiple ch  | noise type question) 70 x 1 = 7                                       | 70 |  |
| Choose the correct alternative from the following   |   |    |  |
| (I) In an ECL the output is taken from  |   |    |  |
| A) Emitter  | B) Base   |    |  |
| C) Collector  | D) Junction of emitter and base                                       |    |  |
| (II) The odd parity output of decimal number 9 is   |   |    |  |
| A) 0  | B) 1  |    |  |
| C) 11   | D) 1001   |    |  |
| (III) Let the input of a subtractor is A and B then what the output will be if A = B?     |   |    |  |
| A) 0  | B) 1  |    |  |
| C) A  | D) B  |    |  |
| (IV) When an input signal A=11001 is applied to a NOT gate serially, its output signal is |   |    |  |
| A) 111  | B) 00110  |    |  |
| C) 10101  | D) 11001  |    |  |
| (V) Ripple counters are also called   |   |    |  |
| A) SSI counters   | B) Asynchronous counters  |    |  |
| C) Synchronous counters   | D) VLSI counters  |    |  |
| (VI) There are many situations in logic design in which simpli                            | fication of logic expression is possible in terms of XOR and          | _  |  |
| operations.   |   |    |  |
| A) X-NOR  | B) X-OR   |    |  |
| C) NOR  | D) NAND   |    |  |
| (VII) Which is an incorrect rule of binary subtraction from the                           | following?  |    |  |
| A) $0 - 0 = 0$  | B) 0 – 1 = -1   |    |  |
| C) 1 – 0 = 1  | D) 0 – 1 = 1 with borrow '1'  |    |  |
| (VIII) A digital multiplexer is a combinational circuit that select                       | cts   |    |  |
| A) One digital information from several sources and tra                                   | ansmits B) Many digital information and convert them into one         |    |  |
| the selected one  |   |    |  |
| C) Many decimal inputs and transmits the selected infe                                    | ormation D) Many decimal outputs and accepts the selected information |    |  |
| (IX) (A + B)(A' * B') = ?   |   |    |  |
| A) 1  | B) 0  |    |  |
| C) AB   | D) AB'  |    |  |
| (X) In 1:4 demultiplexer, if $S_0 = 1 \& S_1 = 1$ , then the output will                  |   |    |  |
| A) Y <sub>0</sub>   | B) Y <sub>1</sub>   |    |  |
| C) Y <sub>2</sub>   | D) Y <sub>3</sub>   |    |  |
| (XI) The excess-3 code for 597 is given by  |   |    |  |
| A) 100011001010   | B) 100010100111   |    |  |

1 of 5 05-Mar-22, 1:49 PM

| C) 10110010111  | D) 10110101101   |
|---|--|
| (XII) The first step of analysis procedure of SR latch is to                    |  |
| A) label inputs   | B) label outputs   |
| C) label states   | D) label tables  |
| (XIII) Which of the following circuits come under the class of se<br>5. Counter | equential logic circuits? 1. Full adder 2. Full subtractor 3. Half adder 4. J-K flip |
| A) 1 and 2  | B) 2 and 3   |
| C) 3 and 4  | D) 4 and 5   |
| (XIV) (734) <sub>8</sub> = (?) <sub>16</sub>                                    |  |
| A) C1D  | B) DC1   |
| C) 1CD  | D) 1DC   |
| (XV) How many NOT gates are required for the construction of                    | a 4-to-1 multiplexer?  |
| A) 3  | B) 4   |
| C) 2  | D) 5   |
|   |  |
| (XVI) To increase fan-out of the gate in DTL                                    |  |
| A) An additional capacitor may be used  | B) An additional transistor and diode may be used                                    |
| C) An additional resister may be used   | D) Only an additional diode may be used  |
| (XVII) In a comparator, if we get input as A>B then the output w                | rill be  |
| A) 1  | B) 0   |
| C) A  | D) B   |
| (XVIII) In witch of the following base systems is 123 not a valid               | number?  |
| A) Base16   | B) Base3   |
| C) Base10   | D) Base8   |
| (XIX) The largest two digit hexadecimal number is                               |  |
| A) (FE) <sub>16</sub>   | B) (FD) <sub>16</sub>  |
| C) (FF) <sub>16</sub>   | D) (EF) <sub>16</sub>  |
|   |  |
| (XX) The output of a subtractor is given by (if A, B and X are the              |  |
| A) A AND B XOR X  | B) A XOR B XOR X   |
| C) A OR B NOR X   | D) A NOR B XOR X   |
| (XXI) In RTL NOR gate, the output is at logic 1 only when all the               | inputs are at  |
| A) logic 0  | B) logic 1   |
| C) +10V   | D) Floating  |
| (XXII) TTL circuits with "totem-pole" output stage minimize                     |  |
| A) The power dissipation in RTL   | B) The time consumption in RTL   |
| C) The speed of transferring rate in RTL  | D) Propagation delay in RTL  |
| (VVIII) A dicital system associate of   |  |
| (XXIII) A digital system consists of types of circuits.                         | n) a   |
| A) 2<br>C) 4  | B) 3<br>D) 5   |
| 5, 1  | 5/3  |
| (XXIV) Which of the following is the Universal Flip-flop?                       |  |
| A) S-R flip-flop  | B) J-K flip-flop   |
| C) Master slave flip-flop   | D) D Flip-flop   |
| (XXV) Exclusive-OR (XOR) logic gates can be constructed from v                  | what other logic gates?  |
| A) OR gates only  | B) AND gates and NOT gates   |
| C) AND gates, OR gates, and NOT gates   | D) OR gates and NOT gates  |
| (XXVI) In a multiplexer the output depends on its                               |  |
| A) Data inputs  | B) Select inputs   |
| C) Select outputs   | D) None of these   |
|   |  |
| (XXVII) Divide the binary numbers: 111101 ÷ 1001 and find the                   | remainder  |

2 of 5

| A) 10   | B) 1010  |
|---|--|
| C) 1100   | D) 0011  |
| (VVVIII) What is an a disadvantage of an C D flin flam?                     |  |
| (XXVIII) What is one disadvantage of an S-R flip-flop?                      | B) It has a RACE condition   |
| A) It has no Enable input   | •  |
| C) It has no clock input  | D) Invalid State   |
| (XXIX) The selector inputs to an arithmetic/logic unit (ALU) determine      | ne the   |
| A) Selection of the IC  | B) Arithmetic or logic function  |
| C) Data word selection  | D) Clock frequency to be used  |
|   |  |
| (XXX) How many stages a DTL consist of?                                     |  |
| A) 2  | B) 3   |
| C) 4  | D) 5   |
| (XXXI) What does minuend and subtrahend denotes in a subtractor?            | ?  |
| A) Their corresponding bits of input  | B) Its outputs   |
| C) Its inputs   | D) Borrow bits   |
| , ,   | ,  |
| (XXXII) How many AND gates are required for a 8-to-1 multiplexer?           |  |
| A) 5  | B) 7   |
| C) 8  | D) 6   |
| (XXXIII) Which logic is the fastest of all the logic families?              |  |
| A) TTL  | B) ECL   |
| C) HTL  | D) DTL   |
| Citte   | 0) 012   |
| (XXXIV) In which operation, carry is obtained?                              |  |
| A) Subtraction  | B) Addition  |
| C) Multiplication   | D) Addition and Subtraction  |
| (VVVVV) One multiple of the place of  |  |
| (XXXV) One multiplexer can take the place of                                | D) Combinational logic simults   |
| A) Several SSI logic gates  | B) Combinational logic circuits  |
| C) Several Ex-NOR gates   | D) Several SSI logic gates or combinational logic circuits             |
| (XXXVI) ECL's major disadvantage is that                                    |  |
| A) It requires more power   | B) It's fan-out capability is high                                     |
| C) It creates more noise  | D) It is slow  |
| ////////// The every series: V=(A+D)/D+C)/C+A) absence the                  | and in a   |
| (XXXVII) The expression Y=(A+B)(B+C)(C+A) shows the op                      |  |
| A) AND  | B) POS   |
| C) SOP  | D) NAND  |
| (XXXVIII) A combinational circuit is one in which the output depend         | s on the   |
| A) Input combination at the time  | B) Input combination and the previous output                           |
| C) Input combination at that time and the previous input combination        | D) Present output and the previous output                              |
| (XXXIX) The logic circuits whose outputs at any instant of time depe        | ends only on the present input but also on the past outputs are called |
| ·   |  |
| A) Combinational circuits   | B) Sequential circuits   |
| C) Latches  | D) Flip-flops  |
| (XL) The role of the is to convert the collector current into               | a voltage in RTL.  |
| A) Collector resistor   | B) Base resistor   |
| C) Capacitor  | D) Inductor  |
| J, 00p00.00.  | -,   |
| (XLI) If the number of n selected input lines is equal to $2^m$ then it red | quires select lines.   |
| A) 2  | B) m   |
| C) n  | D) 2n  |
| (XLII) TTL is called transistor–transistor logic because both the logic     | gating function and the amplifying function are performed by           |
| (VEII) TE IS CAREE TRAISISTOI TRAISISTOI TOBIC DECAUSE DOLLI HIE TOBIC      | , gating function and the ampinying function are performed by          |
|   |  |

3 of 5

| A) Resistors  | B) Bipolar junction transistors  |
|---|--|
| C) One transistor   | D) Resistors and transistors respectively  |
|   |  |
| (XLIII) The full form of TCTL is  |  |
| A) Transistor-coupled transistor logic                                    | B) Transistor-capacitor transistor logic   |
| C) Transistor-complemented transistor logic                               | D) Transistor-complementary transistor logic   |
| (XLIV) If minuend = 0, subtrahend = 1 and borrow input = 0 in a fu        | Il subtractor then the difference output will be   |
| A) 1  | B) 0   |
| C) Floating   | D) High Impedance  |
| C) Hoating  | b) filgitilipedance  |
| (XLV) In the toggle mode a JK flip-flop has-                              |  |
| A) $J = 0$ , $K = 0$  | B) J = 1, K = 1  |
| C) $J = 0$ , $K = 1$  | D) $J = 1, K = 0$  |
| (VIVII) In a combinational circuit the content of an element              | and the second s |
| (XLVI) In a combinational circuit, the output at any time depends         | -  |
| A) Voltage  | B) Intermediate values   |
| C) Input values   | D) Clock pulses  |
| (XLVII) The full subtractor can be implemented using                      |  |
| A) Two XOR and an OR gates  | B) Two half subtractors and an OR gate   |
| C) Two multiplexers and an AND gate                                       | D) Two comparators and an AND gate   |
| o, mo matapronero ana anvinto gate  | 5) The comparators and any medigate  |
| (XLVIII) Karnaugh map is used:  |  |
| A) To draw the digital circuit layout                                     | B) To simplify logical function  |
| C) To locate different gates in a digital circuit                         | D) None of these   |
| 00000 0 1 1 <del></del>   |  |
| (XLIX) Standard TTL circuits operate with a volt power supply             | 2) 5   |
| A) 2  | B) 5   |
| C) 4  | D) 6   |
| (L) Which of the following describes the operation of a positive ed       | dge-triggered D flip-flop?   |
| A) If both inputs are HIGH, the output will toggle                        | B) The output will follow the input on the leading edge of the clock   |
| ry in both impute the morn, the output with toggic                        | D) The input is toggled into the flip-flop on the leading edge of the  |
| C) When both inputs are LOW, an invalid state exists                      | clock and is passed to the output on the trailing edge of the clock  |
|   | 6  |
| (LI) All logic operations can be obtained by means of                     |  |
| A) AND and NAND operations  | B) OR and NOR operations   |
| C) OR and NOT operations  | D) NAND and NOR operations   |
| (LII) Which of the following flip-flop is used as a latch?                |  |
|   | D) D C flin flow   |
| A) J-K flip-flop  | B) R-S flip-flop   |
| C) T flip-flop  | D) D flip-flop   |
| (LIII) Don't care conditions can be used for simplifying Boolean e        | xpressions in  |
| A) Registers  | B) Terms   |
| C) K-maps   | D) Latches   |
| , , , , , , , , , , , , , , , , , , ,                                     | ,  |
| (LIV) A 4-bit shift register that receives 4 bits of parallel data will s | shift to the by position for each clock pulse.   |
| A) Right, one   | B) Right, two  |
| C) Left, one  | D) Left, three   |
| (LV) The NOR gate output will be high if the two inputs are               |  |
| A) 0 0  | B) 0 1   |
|   |  |
| C) 1 0  | D) 1 1   |
| (LVI) If A, B and C are the inputs of a full adder then the carry is gi   | ven by   |
| A) A AND B OR (A OR B) AND C  | B) A OR B OR (A AND B) C   |
| C) (A AND B) OR (A AND B)C  | D) A XOR B XOR (A XOR B) AND C   |
|   | •  |
| (LVII) Binary subtraction of 100101 – 011110 is                           |  |
| A) 000111   | B) 10101   |
| C) 111000   | D) 101010  |
|   |  |

| (LVIII) On subtracting (001100) <sub>2</sub> from (101001) <sub>2</sub> using 2's compleme | nt, we get   |
|--|--|
| A) 1101100   | B) 011101  |
| C) 11010101  | D) 11010111  |
| (LIX) The digit 10001 in Binary system is equivalent to in He                              | adecimal system  |
| A) 10  | B) 11  |
| C) D   | D) F   |
| (LX) For arithmetic operations which one is faster?  |  |
| A) 1's complement  | B) 2's complement  |
| C) 10's complement   | D) 9's complement  |
| (LXI) The canonical sum of product form of the function $y(A,B) = A + A$                   | Bis  |
| A) AB + BB + A'A   | B) AB + AB' + A'B  |
| C) BA + BA' + A'B'   | D) AB' + A'B + A'B'  |
| (LXII) When two 16-input multiplexers drive a 2-input MUX, what is                         | the result?  |
| A) 2-input MUX   | B) 4-input MUX   |
| C) 16-input MUX  | D) 32-input MUX  |
| (LXIII) If an active-HIGH S-R latch has a 0 on the S input and a 1 on t                    | he R input and then the R input goes to 0, the latch will be |
| A) SET   | B) RESET   |
| C) Clear   | D) Invalid   |
| (LXIV) The binary number 10101 is equivalent to decimal number_                            | <del>.</del>   |
| A) 19  | B) 12  |
| C) 21  | D) 27  |
| (LXV) What is an ambiguous condition in a NAND based S'-R' latch?                          |  |
| A) S'=0, R'=1  | B) S'=1, R'=0  |
| C) S'=1, R'=1  | D) S'=0, R'=0  |
| (LXVI) The inverter can be produced with how many NAND gates?                              |  |
| A) 1   | B) 3   |
| C) 2   | D) 4   |
| (LXVII) The excess 3 code of decimal number 26 is  | ·  |
| A) 0100 1001   | B) 1011001   |
| C) 1000 1001   | D) 1001101   |
| (LXVIII) The gates required to build a half adder are                                      |  |
| A) EX-OR gate and NOR gate   | B) EX-OR gate and OR gate                                    |
| C) EX-OR gate and AND gate   | D) EX-NOR gate and AND gate                                  |
| (LXIX) The value of base x is: $(211)_x = (152)_8$   |  |
| A) 7   | B) 8   |
| C) 6   | D) 5   |
| (LXX) To add two m-bit numbers, the required number of half adde                           | rs is  |
| A) 2m – 1  | B) m – 1   |
| C) 2m + 1  | D) 2m  |
|  |  |

5 of 5