3/5/22, 11:32 AM Brainware University



## **BRAINWARE UNIVERSITY**

## **ODD Semester Examinations 2021-22**

Programme – Bachelor of Technology in Computer Science & Engineering - 2017 [B.Tech.(CSE)]

Course Name – Digital Electronics

	Course Code – BCSE301
	(Semester III)
Time allotted: 1 Hour 25 Minutes	Full Marks:
(Multiple	e choise type question) 70 x 1 =
Choose the c	correct alternative from the following
(I) The output of a subtractor is given by (if A, B and X are	the inputs)
A) A AND B XOR X	B) A XOR B XOR X
C) A OR B NOR X	D) A NOR B XOR X
(II) One multiplexer can take the place of	
A) Several SSI logic gates	B) Combinational logic circuits
C) Several Ex-NOR gates	D) Several SSI logic gates or combinational logic circuits
(III) Which of the following circuits come under the class 5. Counter	of sequential logic circuits? 1. Full adder 2. Full subtractor 3. Half adder 4. J-K fl
A) 1 and 2	B) 2 and 3
C) 3 and 4	D) 4 and 5
(IV) The odd parity output of decimal number 9 is	
A) 0	B) 1
C) 11	D) 1001
(V) The binary number 10101 is equivalent to decimal nu	mber .
A) 19	B) 12
C) 21	D) 27
(VI) The digit 10001 in Binary system is equivalent to	in Hexadecimal system
A) 10	B) 11
C) D	D) F
(VII) Which logic is the fastest of all the logic families?	
A) TTL	B) ECL
C) HTL	D) DTL
(VIII) The selector inputs to an arithmetic/logic unit (ALU)	) determine the
A) Selection of the IC	B) Arithmetic or logic function
C) Data word selection	D) Clock frequency to be used
(IX) Don't care conditions can be used for simplifying Boo	olean expressions in
A) Registers	B) Terms
C) K-maps	D) Latches
(X) Exclusive-OR (XOR) logic gates can be constructed fro	m what other logic gates?
A) OR gates only	B) AND gates and NOT gates
C) AND gates, OR gates, and NOT gates	D) OR gates and NOT gates
(XI) The logic circuits whose outputs at any instant of time	ne depends only on the present input but also on the past outputs are called
A) Combinational circuits	B) Sequential circuits

D) Flip-flops

C) Latches

(XII) ECL's major disadvantage is that	
A) It requires more power	B) It's fan-out capability is high
C) It creates more noise	D) It is slow
$(XIII) (734)_8 = (?)_{16}$	
A) C1D	B) DC1
C) 1CD	D) 1DC
(XIV) The full form of TCTL is	
A) Transistor-coupled transistor logic	B) Transistor-capacitor transistor logic
C) Transistor-complemented transistor logic	D) Transistor-complementary transistor logic
(XV) A digital multiplexer is a combinational circuit that selects	
A) One digital information from several sources and tran the selected one	
C) Many decimal inputs and transmits the selected	
information	D) Many decimal outputs and accepts the selected information
(XVI) The largest two digit hexadecimal number is	
A) (FE) <sub>16</sub>	B) (FD) <sub>16</sub>
C) (FF) <sub>16</sub>	D) (EF) <sub>16</sub>
(XVII) In RTL NOR gate, the output is at logic 1 only when all the	
A) logic 0	B) logic 1
C) +10V	D) Floating
(XVIII) The inverter can be produced with how many NAND gate	es?
A) 1	B) 3
C) 2	D) 4
(XIX) How many AND gates are required for a 8-to-1 multiplexer	r?
A) 5	B) 7
C) 8	D) 6
(XX) How many NOT gates are required for the construction of a	a 4-to-1 multiplexer?
A) 3	B) 4
C) 2	D) 5
(XXI) How many NAND circuits are contained in a 7400 NAND IC	~?
A) 1	B) 2
C) 4	D) 8
(XXII) The excess 3 code of decimal number 26 is	·
A) 0100 1001	B) 1011001
C) 1000 1001	D) 1001101
(XXIII) The expression Y=(A+B)(B+C)(C+A) shows the	operation.
A) AND	B) POS
C) SOP	D) NAND
(XXIV) If an active-HIGH S-R latch has a 0 on the S input and a 1	on the R input and then the R input goes to 0, the latch will be
A) SET	B) RESET
C) Clear	D) Invalid
(XXV) Convert the hexadecimal number (1E2) <sub>16</sub> to decimal:	
A) 480	B) <b>49</b> 8
C) 482	D) 484
(XXVI) In which operation carry is obtained?	
A) Subtraction	B) Addition
·	
C) Multiplication	D) Both addition and subtraction
(XXVII) Which is an incorrect rule of binary subtraction from the	e following?

B) 0 - 1 = -1

A) 0 - 0 = 0

3/5/22, 11:32 AM Brainware University

C) $1 - 0 = 1$	D) 0 – 1 = 1 with borrow '1'
(XXVIII) When an input signal A=11001 is applied to a NOT gate ser	ially its output signal is
A) 111	B) 00110
C) 10101	D) 11001
0, 10101	5,11001
(XXIX) The gates required to build a half adder are	
A) EX-OR gate and NOR gate	B) EX-OR gate and OR gate
C) EX-OR gate and AND gate	D) EX-NOR gate and AND gate
(XXX) The full form of ECL is	
A) Emitter-collector logic	B) Emitter-complementary logic
C) Emitter-coupled logic	D) Emitter-cored logic
	,
(XXXI) TTL circuits with "totem-pole" output stage minimize	
A) The power dissipation in RTL	B) The time consumption in RTL
C) The speed of transferring rate in RTL	D) Propagation delay in RTL
(XXXII) In witch of the following base systems is 123 not a valid nu	mber?
A) Base16	B) Base3
C) Base10	D) Base8
(XXXIII) Which of the following flip-flop is used as a latch?	
A) J-K flip-flop	B) R-S flip-flop
C) T flip-flop	D) D flip-flop
(XXXIV) A combinational circuit is one in which the output depend	ls on the
A) Input combination at the time	B) Input combination and the previous output
C) Input combination at that time and the previous input	D) Proceed output and the provious output
combination	D) Present output and the previous output
(XXXV) In D flip-flop, if clock input is LOW, the D input	
A) Has no effect	B) Goes high
C) Goes low	D) Has effect
o, 6663 tem	b) has ellest
(XXXVI) The role of the is to convert the collector current	into a voltage in RTL.
A) Collector resistor	B) Base resistor
C) Capacitor	D) Inductor
(XXXVII) In 1:4 demultiplexer, if $S_0 = 1 \& S_1 = 1$ , then the output will	be .
A) Y <sub>0</sub>	B) Y <sub>1</sub>
C) Y <sub>2</sub>	D) Y <sub>3</sub>
(XXXVIII) In which operation, carry is obtained?	
A) Subtraction	B) Addition
C) Multiplication	D) Addition and Subtraction
(XXXIX) If minuend = 0, subtrahend = 1 and borrow input = 0 in a fu	ıll subtractor then the difference output will be
A) 1	B) 0
C) Floating	D) High Impedance
(VI) In the tennels weed a IV flip flow has	
(XL) In the toggle mode a JK flip-flop has- A) J = 0, K = 0	D) I = 1
C) J = 0, K = 1	B) J = 1, K = 1 D) J = 1, K = 0
C/ J - 0, N - 1	D) J - 1, N - U
(XLI) The NOR gate output will be high if the two inputs are	·
A) 0 0	B) 0 1
C) 1 0	D) 1 1
(XLII) To increase fan out of the gate in DTI	
(XLII) To increase fan-out of the gate in DTL  A) An additional capacitor may be used	B) An additional transistor and diode may be used
C) An additional resister may be used	D) Only an additional diode may be used
C/ All additional resister may be used	D <sub>1</sub> Only an additional alode may be ased
(XLIII) What is one disadvantage of an S-R flip-flop?	

3/5/22, 11:32 AM

Brainware University

<ul><li>A) It has no Enable input</li><li>C) It has no clock input</li></ul>	B) It has a RACE condition D) Invalid State
(XLIV) The full subtractor can be implemented usingA) Two XOR and an OR gates  C) Two multiplexers and an AND gate	B) Two half subtractors and an OR gate D) Two comparators and an AND gate
(XLV) Ripple counters are also called  A) SSI counters  C) Synchronous counters	B) Asynchronous counters D) VLSI counters
(XLVI) Full subtractor is used to perform subtraction of A) 4 bits C) 2 bits	
(XLVII) What does minuend and subtrahend denotes in a subtrahend.  A) Their corresponding bits of input  C) Its inputs	ractor?  B) Its outputs  D) Borrow bits
(XLVIII) For arithmetic operations which one is faster?  A) 1's complement  C) 10's complement	B) 2's complement D) 9's complement
(XLIX) If A, B and C are the inputs of a full adder then the carry A) A AND B OR (A OR B) AND C C) (A AND B) OR (A AND B)C	is given by B) A OR B OR (A AND B) C D) A XOR B XOR (A XOR B) AND C
<ul><li>(L) Which of the following is the Universal Flip-flop?</li><li>A) S-R flip-flop</li><li>C) Master slave flip-flop</li></ul>	B) J-K flip-flop D) D Flip-flop
<ul><li>(LI) Which of the following describes the operation of a positive A) If both inputs are HIGH, the output will toggle</li><li>C) When both inputs are LOW, an invalid state exists</li></ul>	ve edge-triggered D flip-flop?  B) The output will follow the input on the leading edge of the clock  D) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock
(LII) (A + B)(A' * B') = ? A) 1 C) AB	B) 0 D) AB'
(LIII) All logic operations can be obtained by means of  A) AND and NAND operations  C) OR and NOT operations	<ul><li>B) OR and NOR operations</li><li>D) NAND and NOR operations</li></ul>
(LIV) In a multiplexer the output depends on its  A) Data inputs  C) Select outputs	B) Select inputs D) None of these
(LV) If A and B are the inputs of a half adder, the sum is given b A) A AND B C) A XOR B	B) A OR B D) A EX-NOR B
(LVI) In an ECL the output is taken from  A) Emitter C) Collector	B) Base D) Junction of emitter and base
(LVII) In a combinational circuit, the output at any time depen A) Voltage C) Input values	ds only on the at that time.  B) Intermediate values  D) Clock pulses
(LVIII) The number 140 in octal is equivalent to?  A) (90) <sub>10</sub> C) (86) <sub>10</sub>	B) (88) <sub>10</sub> D) (96) <sub>10</sub>

3/5/22, 11:32 AM Brainware University

(LIX) The value of base x is: $(211)_x = (152)_8$	
A) 7	B) 8
C) 6	D) 5
(LX) Binary subtraction of 100101 – 011110 is	
A) 000111	B) 10101
C) 111000	D) 101010
(LVI) A dicital avatage as points of the property of the second size o	
(LXI) A digital system consists of types of circuits.  A) 2	B) 3
C) 4	D) 5
C) <del>+</del>	<i>D</i> ) <i>S</i>
(LXII) The first step of analysis procedure of SR latch is to	
A) label inputs	B) label outputs
C) label states	D) label tables
(LXIII) Divide the binary numbers: 111101 ÷ 1001 and find the	e remainder
A) 10	B) 1010
C) 1100	D) 0011
(LXIV) TTL is called transistor–transistor logic because both t	the logic gating function and the amplifying function are performed by
A) Resistors	B) Bipolar junction transistors
C) One transistor	D) Resistors and transistors respectively
(LXV) A 4-bit shift register that receives 4 bits of parallel data	will shift to the by position for each clock pulse.
A) Right, one	B) Right, two
C) Left, one	D) Left, three
(LXVI) On subtracting (001100) <sub>2</sub> from (101001) <sub>2</sub> using 2's com	anlement, we get
A) 1101100	B) 011101
C) 11010101	D) 11010111
(LXVII) In a comparator, if we get input as A>B then the output	
A) 1	B) 0
C) A	D) B
(LXVIII) The canonical sum of product form of the function ye	(A,B) = A + B is
A) AB + BB + A'A	B) AB + AB' + A'B
C) BA + BA' + A'B'	D) AB' + A'B + A'B'
(LXIX) Karnaugh map is used:	
A) To draw the digital circuit layout	B) To simplify logical function
C) To locate different gates in a digital circuit	D) None of these
(LXX) How many stages a DTL consist of?	
A) 2	B) 3
C) 4	D) 5