

BRAINWARE UNIVERSITY

ODD Semester Examinations 2021-22

Programme – Bachelor of Technology in Electronics & Communication Engineering - 2019 [B.Tech.(ECE)]

Course Name – Digital System Design

Course Code – PCC-EC302

	ourse code – r cc-ccoz
	(Semester III)
Time allotted : 1 Hour 15 Minutes	Full Marks : 60
(Multiple	choise type question) $60 \times 1 = 60$
Choose the co	orrect alternative from the following
(I) Which of the following combinations of logic gates can d	ecode binary 1101?
A) One 4-input AND gate	B) One 4-input AND gate, one inverter
C) One 4-input AND gate, one OR gate	D) One 4-input NAND gate, one inverter
(II) The transparent latch is	
A) an SR latch	B) a D latch
C) a T latch	D) a J-K latch
(III) The following switching functions are to be implemented 6, 7) The minimum configuration of decoder will be	ed using a decoder: $f1 = \sum m (1, 2, 4, 8, 10, 14), f2 = \sum m (2, 5, 9, 11), f3 = \sum m (2, 4, 5,$
A) 2 to 4 line	B) 3 to 8 line
C) 4 to 16 line	D) 5 to 32 line
(IV) The functional difference between an S-R flip-flop and .	J-K flip-flop is that
A) J-K flip-flop is faster than S-R flip-flop	B) J-K flip-flop has a feedback path
C) J-K flip-flop accepts both inputs 1	D) J-K flip-flop does not require external clock
(V) When signed numbers are used in binary arithmetic, the zero	en which one of the following notations would have unique representation for
A) Sign-magnitude	B) 1's complement
C) 2's complement	D) 9's complement
(VI) The NOR gate output will be high if the two inputs are	
A) 0	B) 1
C) 10	D) 11
(VII) A flip-flop can store	
A) one bit of data	B) two bits of data
C) three bits of data	D) any number of bits of data
(VIII) Which of following cannot be accessed randomly	
A) DRAM	B) SRAM
C) ROM	D) Magnetic tape
(IX) The output of a JK flipflop with asynchronous preset ar conditions	nd clear inputs is '1'. The output can be changed to '0' with one of the following
A) By applying $J = 0$, $K = 0$ and using a clock	B) By applying J = 1, K = 0 and using the clock
C) By applying J = 1, K = 1 and using the clock	D) By applying a synchronous preset input
(X) The minimum number of flip-flops required for a mod-1	.2 ripple counter is
A) 3	B) 4
C) 6	D) 12
(XI) A device which converts BCD to Seven Segment is called	d

05-Mar-22, 12:47 PM

A) Encoder C) Multiplexer	B) Decoder D) Demultiplexer	
(XII) The decimal equivalent of Binary number 10101 is A) 21	B) 31	
C) 26	D) 28	
(XIII) The MSI chip 7474 is A) Dual edge triggered JK flip-flop (TTL) C) Dual edge triggered D flip-flop (TTL)	B) Dual edge triggered D flip-flop (CMOS) D) Dual edge triggered JK flip-flop (CMOS)	
(XIV) When an inventer is placed between the inputs of an S-R flip-A) J-K flip-flop	пор, the resulting пір-пор іs а В) master-slave flip-flop	
C) T flip-flop	D) D flip-flop	
(XV) For JK flipflop $J = 0$, $K=1$, the output after clock pulse will be		
A) 1	B) no change	
C) 0	D) high impedance	
(XVI) ASCII and EBCDIC codes are		
A) BCD codes	B) numeric codes	
C) alphanumeric codes	D) error correcting codes	
(XVII) Which IC is used for the implementation of 1-to-16 DEMUX?		
A) IC 74154	B) IC 74155	
C) IC 74139	D) IC 74138	
(XVIII) Which of the following logic circuits accept two binary digital on inputs and produces two binary digital, a sum bit and carry bit on its outputs?		
A) full adder	B) half-adder	
C) serial adder	D) parallel adder	
(XIX) A full-adder can be realized using		
A) one half-adder, two OR gates	B) two half-adder, one OR gates	
C) two half-adders, two OR gates	D) two half-adders, one AND gates	
(XX) The primary advantage of RTL technology was that		
A) It results as low power dissipation	B) It uses a minimum number of resistors	
C) It uses a minimum number of transistors	D) It operates swiftly	
(XXI) The 2's complement of the number 1101101 is		
A) 101110	B) 111110	
C) 110010	D) 0010011	
(XXII) The hexadecimal number 'A0' has the decimal value equivale	ent to	
A) 80	B) 256	
C) 100	D) 160	
(XXIII) The Boolean expression $\overline{ABC} + \overline{ABC} + A\overline{BC} + ABC$ is equal	to	
A) A	B) B	
C) C	D) None of these	
(XXIV) The commercially available 8-input multiplexer integrated c	circuit in the TTL family is	
A) 7495	B) 74153	
C) 74154	D) 74151	
(XXV) PAL and PLA are known as		
A) CPLD	B) SPLD	
C) FPLD	D) GPLD	
(XXVI) Minimum number of two input NAND gates required to realize XNOR gate is		
A) 3	B) 4	
C) 5	D) 6	

(XXVII) How many select lines will a 32:1 multiplexer will have	
A) 5	B) 8
C) 9	D) 11
(XXVIII) For a flip-flop with provisions of preset and clear	
A) preset and clear operations are performed simultaneously	B) while presetting, clear is disabled
C) while clearing, clear is disabled	D) Both while presetting , clear is disabled and while clearing , clear is disabled
(XXIX) A 4-bit synchronous counter uses flip-flops with propagation d change of state will be	lelay times of 15 ns each. The maximum possible time required for
A) 15 ns	B) 30 ns
C) 45 ns	D) 60 ns
(XXX) The access time of ROM using bipolar transistors is about	
A) 1 sec	B) 1 msec
C) 1 µsec	D) 1 nsec.
(XXXI) Knowledge of binary number system is required for designers A) it is easy to learn binary number system	of computers and other digital systems because B) it is easy to learn Boolean algebra
C) it is easy to use binary codes	D) the devices used in these systems operate in binary
(XXXII) EDA tools are for	
A) Circuit designers	B) Device engineers
C) Chip designers	D) Fabrication designers
(XXXIII) ECL's major disadvantage is that -	
A) It requires more power	B) It's fan-out capability is high
C) It creates more noise	D) It is slow
(XXXIV) K-Map follows	
A) binary code	B) ASCII code
C) BCD code	D) gray code
(XXXV) When the set of input data to an even parity generator is 0111	, the output will be
A) 1	B) 0
C) Unpredictable	D) Depends on the previous input
(XXXVI) In VHDL sequential statements are defined in	
A) architecture	B) process
C) package	D) none of these
(XXXVII) Which of following consume minimum power	
A) TTL	B) CMOS
C) DTL	D) RTL
(XXXVIII) A multiplexer is also known as a data	
A) accumulator	B) restorer
C) selector	D) distributor
(XXXIX) High level synthesis is also known as	
A) behavioral synthesis	B) structural synthesis
C) architectural level synthesis	D) all of these
(XL) Convert binary number into gray code: 100101	
A) 101101	B) 001110
C) 110111	D) 111001
(XLI) The number of select lines for a 8 – to – 1 multiplexer is	·
A) 2	B) 3
C) 4	D) 5
(XLII) The decimal equivalent of (1100) ₂ is	

	A) 12	B) 16		
	C) 18	D) 20		
/v// 11	0 TI			
(XLII	1) The number of control lines for 32 to 1 multiplexer is	D) 5		
	A) 4	B) 5		
	C) 16	D) 6		
(XLI\	 Shifting a register content to left by one bit position is equivalent 	ent to		
,	A) division by two	B) addition by two		
	C) multiplication by two	D) subtraction by two		
		•		
(XLV	(734) ₈ = () ₁₆			
	A) C 1 D	B) D C 1		
	C) 1 C D	D) 1 D C		
(XIV	(XLVI) 1's complement representation of decimal number of -17 by using 8 bit representation is			
(//	A) 1110 1110	B) 1101 1101		
	C) 1100 1100	D) 0001 0001		
	6, 1100 1100	<i>D</i> , 0001 0001		
(XLV	I) Data can be changed from special code to temporal code by u	ising		
	A) shift registers	B) counters		
	C) combinational circuits	D) A/D converters		
/VI.V	III) The logic 0 level of a CMOS logic device is approximately			
(XLV	II) The logic 0 level of a CMOS logic device is approximatelyA) 1.2 volts	P) 0.4 volts		
	A) 1.2 volts C) 5 volts	B) 0.4 volts D) 0 volts		
	C) 3 voits	b) o voits		
(XLI)	() What is the binary equivalent of the decimal number 368	·		
	A) 101110000	B) 110110000		
	C) 111010000	D) 111100000		
(1) 7	The number of flip flops contained in IC 7490 is			
(L)	A) 2	В) 3		
	C) 4	D) 1		
	C) 4	<i>D)</i> 1		
(LI)	BCD subtractions is performed by using			
	A) 1's complement representation	B) 2's complement representation		
	C) 5's complement representation	D) 9's complement representation		
(1.11)	How many Elin Elans are required for mod. 16 counter?			
(LII)	How many Flip-Flops are required for mod–16 counter? A) 5	B) 6		
	C) 3	D) 4		
(LIII)	The digital logic family which has the lowest propagation delay	time is		
	A) ECL	B) TTL		
	C) CMOS	D) PMOS		
/	5 W.L. I.I.			
(LIV)	Parallel adders are	D)		
	A) combinational logic circuits	B) sequential logic circuits		
	C) Both combinational logic circuits and sequential logic circuits	D) None of these		
	circuits			
(LV)	A demultiplexer is a			
	A) 1-to-N device	B) N-to-1 device		
	C) 1-to-1 device	D) N-to-N device		
(17/1)	How many two input AND gates are required to realize Y = CD+E	F+G		
(LVI)	A) 4	B) 5		
	C) 3	D) 2		
	C) 3	012		
(LVII	Which of the following is the fastest logic?			
	A) ECL	B) TTL		
	C) CMOS	D) LSI		

(LVIII) Binary subtraction of 100101 – 011110 is

A) 000111 B) 111000 C) 10101 D) 101010

(LIX) A disadvantage of DTL is

A) The input transistor to the resister B) The input resister to the transistor

C) The increased fan-in D) The increased fan-out

(LX) The way to speed up DTL is to add an across intermediate resister is

A) Small "speed-up" capacitor B) Small "speed-up" transistor

C) Large "speed-up" capacitor D) Large " speed-up" transistor