



BRAINWARE UNIVERSITY



Term End Examination 2024-2025
Programme – Dip.RA-2022/Dip.RA-2023
Course Name – Digital Electronics
Course Code - ECPC303
(Semester III)

Fu	II	NΛ	2	rkc		60
гu	11	IVI	a	rks	•	hII

Time: 2:30 Hours

[The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

Group-A (Multiple Choice Type Question) 1 x 15=15 1. Choose the correct alternative from the following: (i) Select the decimal equivalent of hex number 1A53a) 6793 b) 6739 c) 6973 d) 6379 (ii) Identify the decimal equivalent of the octal number 1.40a) 96 b) 86 c) 90 d) none of these (iii) Identify Octal equivalent number of decimal number 345a) 135 b) 531 c) 153 d) 532 (iv) Select 2's complement of the number 1101110 isa) 10001 b) 10001 c) 10010 d) None of these (v) The gray code of the binary number 100101 is recognized asa) 101101 b) 1110 c) 110111 d) 111001 (vi) Select the two inputs of The NOR gate when output will be highb) 1 a) 0 d) 11 c) 10 (vii) Power consumption of CMOS circuits is indicated asb) Less than TTL a) Equal to TTL d) Thrice of TTL c) Twice of TTL (viii) Determine the number of cells in a 6-variable K-map. a) 6 b) 12 d) 64 c) 36

b) To map the given Boolean logic function

(ix) Karnaugh map is chosen for the purpose ofa) Reducing the electronic circuits used

c) To minimize the terms in a Boolean		d) To maximize the terms of a given a Boolean expression				
(v) The	expression e gates required to construct a half adder are	CAPICOSIO				
(x) The gates required to construct a nair adder are a) EX-OR gate and NOR gate b) EX-OR gate and OR gate c) EX-OR gate and AND gate d) EX-OR gate and NAND gate (xi) Exclusive-OR (XOR) logic gates can be constructed from what other logic gates name						
a) (OR gates only AND gates, OR gates, and NOT gates etermine the number of select lines to constru	b) AND gates and NOT d) OR gates and NOT	T gates gates			
(XII) De		b) 3				
c) -	4	d) 5				
	noose the output from the following for a 1:4 α re C1 = 1 & C2 = 1.	demultiplexer, if the tw	Library Library Brainware Roman Brainware Roma			
a)		b) Y1	1017 101	sity asal		
	Y2 entify how many NAND gates required to impl	d) Y3 ement a OR gate-	Libranias	9,00,52		
(xiv) id		b) 2	Arsinwa happy	321-10		
c)		d) 4	008, Hamin, Wass			
(xv) Ea	ach term in the standard POS form is illustrated	d as-	23 KOlya			
-	minterm don't care	b) maxterm d) none of these				
	Grou			3 x 5=15		
	(Short Answer Ty	pe Questions)		3 X J-13		
2. Expl	lain D flip-flop with its truth table, circuit diagra	am and working princi	ole.	(3)		
	bly K-map to simplify the following expression (B,C,D)= Σ m (0,1,2,3,7,8,9,10,11,14).			(3)		
4. Exp	lain SOP and POS.			(3)		
	scribe AND, OR and NOT gates with its Boolean abol.	expression, truth table	e and logical	(3)		
6. Con	nstruct half adder circuit by using logic gates.			(3)		
Cor	Ol nstruct half subtractor circuit by using logic gat			(3)		
	Grou					
	(Long Answer T	ype Questions)		5 x 6=30		
7. D	esign a full adder circuit using a 3 to 8 line deco	oder.		(5)		

8.	. Explain J-K flip-flop with its block diagram, circuit diagram and working principle.				
9.	. Describe logic family. Classify logic families with components used in the logic families.				
10.	(a) Convert the binary number 10110 to the octal equivalent number system. (b) Convert the hexadecimal number A3D to the binary number system. (c) Convert the octal number 26 to its hexadecimal equivalent number. Library Need Barasal Explain the construction of D flip flop using S-R flip flop. Brainware our Read Rendar Tool 25 Ranking West Bengar Tool 25 Kolkala West Bengar Tool 25	(5)			
11.	Explain the construction of D flip flop using S-R flip flop. Construct 8:1 multiplexer using 4:1 multiplexer	(5)			
12	. Construct 8:1 multiplexer using 4:1 multiplexer and OR gate.	(5)			
	OR Construct 16:1 multiplexer using 4:1 multiplexer only.	(5)			
