





BRAINWARE UNIVERSITY

Term End Examination 2024-2025

Programme – B.Tech.(CSE)-DS-2021/B.Tech.(CSE)-DS-2022/B.Tech.(CSE)-DS-2023

Course Name – Computer Organization and Architecture/Computer Organization & Architecture

Course Code - PCC-CSD301 (Semester III)

Full Marks: 60

Time: 2:30 Hours

[The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

Group-A

(Multiple Choice Type Question)

1 x 15=15

1. Choose the correct alternative from the following:

(i)	Express the correct term for IEEE 32-bit representation of the decimal number.		
(ii)	a) Double-precisionc) Extended formatIdentify the format that internal data storage in	b) Single-precision d) None of these RAM uses	
	a) Hexadecimal c) Binary	b) Octal d) Decimal	

(iii) Choose the base of the Hexadecimal number system

a) 2

b) 8

c) 10

d) 16

(iv) Identify the memory that loses its data when the power is switched off.

a) Non-Volatile Memory

b) Volatile Memory

c) Both A and B

d) None

(v) Identify the formula for the Hit Ratio

a) Hit/(Hit + Miss)

b) Miss/(Hit + Miss)d) (Hit + Miss)/Hit

c) (Hit + Miss)/Miss

(vi) Explain the arithmetic left shift operation as

a) Produces the same result as obtained with logical shift left operation

c) Needs additional hardware to preserve the sign bit

b) Causes the sign bit to remain always unchanged

d) Needs additional hardware to preserve the sign bit

(vii) Explain the binary subtraction operation in a digital computer

a) In the same way as we perform subtraction in decimal number

b) Using 2's complement method

c) Using 1's complement method

d) Using 10's complement method

(viii) Interpret 2's complement representation of (-23)

	a) 10111 c) 10100		b) 11011 d) 01001	
(ix)	Choose th	e component that is used for addition	in ALU	
, ,	a) Adder		D) Subtractor	
	c) Multipli	er	d) By program only	
(x)	Identify th	ne fastest data access memory	LA DRAMA's	
	a) Cache		b) DRAM's d) Registers	
	c) SRAM's	at a taindependent of the ac		
(xi)		memory that is independent of the ac	b) Main memory	
	a) Seconda	ary memory	d) Cache memory	
<i>t</i>	c) Onboard	non-volatile memory	,	
(XII)		Hon-volatile memory	b) ROM	
	a) RAM c) Cache		d) ROM and Cache	
(viii)		input device	, , , , , , , , , , , , , , , , , , , ,	
(^,,,,	a) Keyboar		b) Mouse	
	c) Scanner		d) All of these	
(xiv)	Overlappi	ng of stages is a concept of	Select the correct answer.	
,	a) pipelinii		b) sequential processing	
	c) parallel	processing	d) All of these	
(xv)	Select the	e correct option that is/are type of pipe	elining	
	a) instruct	tion	b) arithmetic	
	c) Both of	fthese	d) none of these	
		C	- D	
		Grou (Short Answer Ty		3 x 5=15
		(SHOTE Allswei Ty	pe Questions,	3 % 3 13
2 (State Von N	eumann architecture with block diagra	m.	(3)
2. State Von Neumann architecture with block diagram.3. Discuss the Write-Through and Write-Back cache write policies.			(3)	
	4. Establish the performance measured in a pipeline processing.			(3)
5.	State the di	ifference between PROM & EPROM.		(3)
6.	Estimate the	e easiest way to determine cache locati	ions to search memory addresses.	(3)
OR				
	Illustrate th	ne difference between interrupt service	routine and subroutines	(3)
Group-C				
		(Long Answer Ty	pe Questions)	5 x 6=30
7.	Explain Se	et-Associative manning along with its ad	vantage and disadvantage	(5)
8.	 Explain Set-Associative mapping along with its advantage and disadvantage. Consider the page reference string 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 3 with 4 page frames. 			(5)
	write nun	nper of page faults using OPR		
9.	Describe t	the different types of special purpose re	gisters in details.	(5)
10	Lxpiaiii tii	ne advantages and disadvantages of the ecomplexity?	Booth multiplier in terms of speed and	(5)
	Halawale	complexity?		(5)
			and how it can be reduced in Carry Look	(3)
12	2. Justify Lo	cality of reference along with its types.		(5)
			₹	,
	Justily the	OF e better page replacement algorithm an	nong FIFO and LRU.	(5)