



BRAINWARE UNIVERSITY

Term End Examination 2024-2025 Programme – B.Tech.(CSE)-2023 Course Name – Computer Organization & Architecture Course Code - PCC-CSG301 (Semester III)

C 11		-	
Full	M:	arba	20
		31 K2	ษบ

a) Cache

Time: 2:30 Hours

[The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

x 15=15

	Group	-A			
1.	(Multiple Choice Type Question) Choose the correct alternative from the following:				
(i)	i) Identify hexadecimal number equivalent to binary number (1111000011110000				
(ii)	-\ 1010	b) F0F0 d) 5050			
	a) Hexadecimalc) BinaryIdentify the formula for Hit Ratio	b) Octal d) Decimal			
(iv)	a) Hit/(Hit Miss) c) (Hit Miss)/Miss Convert (100110)2 in octal	b) Miss/(Hit Miss) d) (Hit Miss)/Hit			
(v)	a) (46)8c) (36)10Select the suitable memory that is independent	b) (2A2)H d) (26)10 of the address bus device.			
(vi)	a) Secondary memoryc) Onboard memorySelect the fastest memory name in the compute	b) Main memory d) Cache memory r memory hierarchy.			
	a) Cachec) Main memoryIdentify the name of universal logic gate from the	b) Register in CPU d) Disk cache			
	a) ORc) XORSelect the memory management technique who	d) NAND ere the allocated size is fixed			
	a) pagingc) fragmentationSelect the memory that has the highest access t	d) indexing			
(ix)	Delega	h) Registers			

b) Registers

Brainware University 398, Ramkrishnapur Road, Barasal

(x)	c) RAM Kolkala. West Pengal-700125 Select the functional block of a computer that p	d) Program Counter	
	a) Memoryc) Control UnitSelect the alternate name for structural hazard	b) Input-Output Subsystems. d) ALU	T.
	a) control hazardc) resource hazardExpress the term that represent periods of time	b) data hazard d) program hazard	
(xiii)	a) Stallsc) HazardsIdentify the reason for which pipeline conflict o	b) Bubbles d) Both Stalls and Bubbles ccurs in pipelined processor.	
(xiv)	a) Instruction Dependencyc) Branch difficultiesThe transfer between CPU and Cache is express	b) Data dependency d) control dependency ed as .	
	a) Block transferc) Set transferSelect from the following that is not a form of n	b) Word transfer d) Associative transfer	
	a) instruction cachec) instruction opcode	b) instruction registerd) translation lookaside buffer	
	Grou (Short Answer Ty	·	3 x 5=15
3. E 4. N 5. E 6. II	remonstrate functions of cache memory with suit xplain different performance parameters of pipel Mention all the differences between computer or xplain De Morgan's Theorem. Iustrate the write-through method Of Offerentiate between associative and set associat	ine architecture. ganization and computer architecture.	(3) (3) (3) (3) (3)
	Grou (Long Answer Tv	•	5 x 6=30
7.	(Long Answer Ty Consider the page reference string 7, 0, 1, 2, 0, 3		(5)
8. 9. 10. 11.	Measure the number of page faults using LRU Describe the steps involved in the Instruction Exe Explain parallel processing with suitable example Explain memory hierarchy in computer systems v Summerize the key characteristics, uses, and per DRAM. Explain the flowchart for Booth's multiplication a	ecution Cycle vith diagram. formance differences between SRAM an	(5) (5) (5) d (5)
	Explain propagation delay of Ripple Carry Adder adder, explain with suitable block diagram		(5)