

BRAINWARE UNIVERSITY

Term End Examination 2020 - 21

Programme – Diploma in Computer Science & Engineering

Course Name – Computer Organization
Course Code - DCSE301

Semester / Year - Semester III

Time allotted: 75 Minutes

Full Marks: 60

[The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

	Group-	\mathbf{A}	
	(Multiple Choice	e Type Question)	1 x 60=60
l.	(Answer any Sixty)		
i) W	Thich of the following is a universal logic g	gate?	
a) XOR	b) NOR	
c) OR	d) XNOR	
(ii) T	The format which is usually used to store da	ata is	
a) Decimal	b) Octal	
c) Binary	d) Hexadecimal	
(iii) l	If the searched data is found in the desired	memory, it is said to be	
a) hit ratio	b) miss	
c) hit	d) hit rate	
(iv) Z	2's complement of 10101011:		
a	01010101	b) 01011101	
c	01110101	d) 11010101	
(v) V	on Neumann architecture is based on		
a) stored data concept	b) stored program concep	t
c) stored instruction concept	d) stored signal concept	

(vi) Maximum n bit 2 s complement number i	is
a) 2n	b) 2n -1
c) 2n-1 - 1	d) cannot said
(vii) Which of the following is used to hold the	ne data that is being transferred to
or from memory	1.) MAD
a) Accumulator	b) MAR
c) Program Counter	d) MDR
(viii) Which of the following is an exclusive to	form of OR logic gate?
a) NOR	b) XNOR
c) OR	d) XOR
(ix) In which cycle the memory is read and the address contained in the PC register are loade	•
a) Execution Cycle	b) Memory Cycle
c) Decode Cycle	d) Fetch Cycle
(x) Every instruction cycle consists of	
a) Fetch Cycle	b) Execute Cycle
c) Both Fetch Cycle and Execute cycle	d) only Exeute Cycle
(xi) The time required to complete one instruc	ction is called
a) Fetch time	b) Execution time
c) Control time	d) All of these
(xii) Operation of memory transfer is/are	
a) Read	b) Write
c) Both Read and Write	d) None

(xiii) Two important fields of an instruction are

a) Opcode	b) Operand
c) Only Opcode	d) Both Opcode and Operand
(xiv) How many bits are needed to represent a	a digit in hexadecimal notation?
a) 8	b) 16
c) 4	d) 2
(xv) Over flow occurs when	
a) data is out of range	b) data is within range
c) Both data is out of range and Data is within range	d) none of these
(xvi) Main difference between CISC and RIS	C
a) RISC has few registers	b) RISC has few addressing modes
c) CISC has more registers	d) All of these
(xvii) The step during which the operations sp processed	pecified by the instruction are
a) decode	b) fetch
c) execute	d) none of these
(xviii) Periodic refreshing is needed in	
a) ROM	b) EPROM
c) SRAM	d) DRAM
(xix) Sub tractor can be implemented using	
a) adder	b) complementer
c) Both adder and complementer	d) none of these
(xx) DMA stands for	
a) Discrete memory architecture	b) Discrete memory access

c) Direct memory architecture	d) Direct memory access
(xxi) The algorithm to remove and place	e new contents into the cache is called
a) Renewal algorithm	b) Replacement algorithm
c) Mapping algorithm	d) None
(xxii) Size of the memory ma	inly depends on the size of the address
bus.	
a) Main	b) Virtual
c) Secondary	d) Cache
(xxiii) Which of the following has small	lest capacity
a) cache memory	b) RAM
c) secondary memory	d) registers
(xxiv) Write Through technique is used	in which memory for updating the data
a) Virtual memory	b) Cache memory
c) Main memory	d) Auxiliary memory
(xxv) Virtual memory consists of	
a) SRAM	b) DRAM
c) Magnetic memory	d) None of these
(xxvi) Cache memory works on the prin	ciple of
a) Locality of reference	b) Locality of memory
c) Locality of data	d) Locality of data and memory
(xxvii) A Single bus structure is primari	ly found in
a) mini and micro computers	b) large mainframe computers
c) super computer	d) analog computers

(xxviii) Instruction pipeline can be	implemented by means of
a) LIFO buffer	b) Stack
c) FIFO buffer	d) None of above
	O transfer of data directly to and from the
memory unit and peripheral is term	
a) DDA	b) Serial interface
c) BR	d) DMA
(xxx) A register capable of shifting the left is called a	g its binary information either to the right or
a) parallel register	b) serial register
c) shift register	d) storage register
(xxxi) Program always deals with	
a) logical address	b) absolute address
c) physical address	d) relative address
(xxxii) Memory management tech data from secondary storage for us	nique in which system stores and retrieves e in main memory is called
a) fragmentation	b) paging
c) mapping	d) none of above
(xxxiii) A memory used to store fr	equent used data
a) stack pointer	b) accumulator
c) cache	d) disk buffer
(xxxiv) Which of the following is needs to be accessed	used to hold the memory location of data
a) Accumulator	b) MAR
c) MDR	d) Program Counter

(xxxv) Which memory unit has lowest acce	ss time?
a) cache	b) registers
c) main memory	d) magnetic disk
(xxxvi) Virtual memory is –	
a) an extremely large main memory	b) an extremely large secondary memory
c) an illusion of an extremely large men	nory d) None of these
(xxxvii) The sum circuit in half adder is imp	plemented using
a) AND	b) NAND
c) XOR	d) XNOR
(xxxviii) Data hazards occur when	
a) Greater performance loss	b) Machine size is limited
c) Some functional unit is not fully pipelined	d) Pipeline changes the order of read/write access to operands
(xxxix) The difference circuit in full sub tra	ctor is implemented using
a) XOR	b) OR
c) AND	d) NOT
(xl) Pipeline implement	
a) Fetch instruction	b) Execute instruction
c) Decode instruction	d) All of these
(xli) The average time required to reach a st obtain its contents is called	torage location in memory and
a) Latency time	b) Access time
c) Turnaround time	d) Response time

(xlii) RISC stands for cache memory is used to

a) Remodeled Interface System Computer	b) Remote Intranet Secured Connection
c) Reduced Instruction Set Computer.	d) Runtime Instruction Set Compiler
(xliii) Hardware devices that are not part of the often added later to the system	main computer system and are
a) Peripheral	b) Clip art
c) Highlight	d) None of these
(xliv) MAR stands for	
a) Memory Address register	b) Main Address register
c) Main accessible register	d) Memory accessible register
(xlv) Which are the operations that a computer register	performs on data that put in
a) Register transfer	b) Arithmetic
c) Logical	d) All of above
(xlvi) If M denotes the number of memory loca size, then an expression that denotes the storag	
a) M*N	b) M+N
c) 2M+N	d) 2M-N
(xlvii) Which of the following is the fastest me	ans of memory access for CPU?
a) Register	b) Cache
c) Main Memory	d) Virtual memory
(xlviii) The two phases of executing an instruc	tion are
a) Instruction decoding and storage	b) Instruction fetch and instruction execution
c) Instruction execution and storage	d) Instruction fetch and Instruction processing

(XIIX) The instruction fetch phase ends with	
a) Placing the data from the address in MAR into MDR	b) Placing the address of the data into MAR
c) Completing the execution of the data and placing its storage address into MAR	d) Decoding the data in MDR and placing it in IR
(l) The signal sent by the CPU to the DMA cor	atroller to take control over buses
a) BG	b) ACK
c) BR	d) DMA
(li) The secondary storage memory is also calle	ed
a) main memory	b) auxiliary memory
c) shared memory	d) all of these
(lii) Interrupts which are initiated by an I/O dri	ve are
a) internal	b) external
c) software	d) all of above
(liii) The addressing mode, where you directly	specify the operand value is
a) Immediate	b) Direct
c) Define	d) Relative
(liv) SIMD stands for	
a) Single instruction memory data	b) Single information multiple data
c) Sequence information multiple data	d) Single instruction multiple data
(lv) Pipelining strategy is called implement	
a) instruction execution	b) instruction prefetch
c) instruction execution	d) instruction manipulation

(lvi) A stack pointer is	
a) a 16-bit register in the microprocessor that indicate the beginning of the stack memory	b) a register that decodes and executes 16-bit arithmetic expression.
c) The first memory location where a subroutine address is stored.	d) a register in which flag bits are stored
(lvii) The 8-bit encoding format used to store of	lata in a computer is
a) ASCII	b) EBCDIC
c) ANCI	d) USCII
(lviii) The control unit controls other units by §	generating
a) Control Signals	b) Timing Signals
c) Transfer Signals	d) Command Signals
(lix) Booth's Algorithm is applied on	
a) decimal numbers	b) binary numbers
c) hexadecimal numbers	d) octal Numbers
(lx)	
Which of the following is an universal logic gate?	
a)	b) NAND(Y)
AND(N)	
c) OR(N)	d) XOR(N)