

BRAINWARE UNIVERSITY

Term End Examination 2020 - 21

Programme – Bachelor of Technology in Computer Science & Engineering

Course Name – Digital Electronics Course Code - ESC(CSE)302

Semester / Year - Semester III

т.	11 44	1	0.5	N 1.	4
Time a	нопе	n :	כא	VIIni	ites

Full Marks: 70

[The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

answers in	n their own words as far as practicable.]	
Group-A		
	(Multiple Choice Type Question)	1 x 70=70
1. (Answer any Sevent	y)	
(i) In 1-to-4 demultiplexer, ho	ow many select lines are required?	
a) 2	b) 3	
c) 4	d) 1	
(ii) How many AND gates are	e required for a 8-to-1 multiplexer?	
a) 5	b) 7	
c) 8	d) 6	
(iii) The number 140 in octal	is equivalent to?	
a)	b)	
$(90)_{10}$	$(88)_{10}$	
c)	d)	
(86) ₁₀	$(96)_{10}$	
(iv) In witch of the following	base systems is 123 not a valid number?	
a) Base16	b) Base3	
c) Base10	d) Base8	
(v) The expression Y=AB+B	C+AC shows the operation.	

c) POS	b) NOR
	d) EX-OR
(vi) Which is the prohibited state/ condition in S avoided due to unpredictable nature of output?	R latch and needs to be
a) $S = R = 0$	b) $S = 0$, $R = 1$
c) $S = 1, R = 0$	d) $S = R = 1$
(vii) Which type of triggering is shown by the D the temporary storage of digital words?	oflip flops in buffer registers for
a) Positive level triggering	b) Negative level triggering
c) Positive edge triggering	d) Negative edge triggering
(viii)	
In 1:4 demultiplexer, if $S_0 = 1 \& S_1 = 1$, then the	e output will be
a)	b)
Y_0	\mathbf{Y}_{1}
c)	d)
\mathbf{Y}_2	Y_3
(ix)	
(m)	
The decimal equivalent of the binary number (10	
The decimal equivalent of the binary number (10	011.011) ₂ is b)
The decimal equivalent of the binary number (10 a)	

(9.23)₁₀

 $(11.175)_{10}$

(x) The largest two digit hexadecimal number	is	
a)	b)	
$(FE)_{16}$	(FD) ₁₆	
c)	d)	
$(FF)_{16}$	$(EF)_{16}$	
(xi) The Boolean function A + BC is a reduced	form of	
a) AB + BC	b) $(A + B)(A + C)$	
c) A'B + AB'C	d) (A + C)B	
(xii) The expression Y=(A+B)(B+C)(C+A) sho	ows the operation.	
a) AND	b) POS	
c) SOP	d) NAND	
(xiii) How many AND & OR gates are required	d to realize $Y = CD + EF + G$?	
a) 4	b) 5	
c) 3	d) 2	
(xiv) A full adder logic circuit will have		
a) Two inputs and one output	b) Three inputs and three outputs	
c) Two inputs and two outputs	d) Three inputs and two outputs	
(xv) Exclusive-OR (XOR) logic gates can be cogates?	onstructed from what other logic	
a) OR gates only	b) AND gates and NOT gates	
c) AND gates, OR gates, and NOT gates	d) OR gates and NOT gates	
(xvi) In a combinational circuit, the output at any time depends only on the at that time.		
a) Voltage	b) Intermediate values	

c) Input values	d) Clock pulses
(xvii) In a sequential circuit, the output at any values at that time.	y time depends only on the input
a) Past output values	b) Past output and Present input
c) Intermediate values	d) Present input values
(xviii) In parts of the processor, adders are us	sed to calculate
a) Addresse	b) Table indices
c) Increment and decrement operators	d) All of these
(xix) TTL is called transistor–transistor logic function and the amplifying function are perf	
a) Resistors	b) Bipolar junction transistors
c) One transistor	d) Resistors and transistors respectively
(xx) How many NOT gates are required to in $X = AB'C + A'BC$?	nplement the Boolean expression:
a) 2	b) 3
c) 4	d) 5
(xxi)	
If the number of n selected input lines is equal select lines.	al to 2 ^m then it requires
a) 2	b) m
c) n	d) 2n
(xxii) The full form of ECL is	
a) Emitter-collector logic	b) Emitter-complementary logic
c) Emitter-coupled logic	d) Emitter-cored logic

(xxiii) If A, B and C are the inputs of a full ac	dder then the carry is given by
a) A AND B OR (A OR B) AND C	b) A OR B OR (A AND B) C
c) (A AND B) OR (A AND B)C	d) A XOR B XOR (A XOR B) AND C
(xxiv) Half subtractor is used to perform subt	raction of
a) 2 bits	b) 3 bits
c) 4 bits	d) 5 bits
(xxv) The full subtractor can be implemented	using
a) Two XOR and an OR gates	b) Two half subtractors and an OR gate
c) Two multiplexers and an AND gate	d) Two comparators and an AND gate
(xxvi) In an ECL the output is taken from	
a) Emitter	b) Base
c) Collector	d) Junction of emitter and base
(xxvii) Which gates are ideal for checking the	e parity bits?
a) AND	b) NAND
c) EX-OR	d) EX-NOR
(xxviii) When a high is applied to the Set line	e of an SR latch, then
a) Q output goes high	b) Q' output goes high
c) Q output goes low	d) Both Q and Q' go high
(xxix) Which of the following is the Universa	al Flip-flop?
a) S-R flip-flop	b) J-K flip-flop
c) Master slave flip-flop	d) D Flip-flop

(xxx) A NAND based S'-R' latch can be converted into S-R latch by placing

a) A D latch at each of its input	b) A D latch at each of its input
c) It can never be converted	d) Both a D latch and an inverter at its input
(xxxi) (A + B)(A' * B') = ?	
a) 1	b) 0
c) AB	d) AB'
(xxxii) The excess-3 code for 597 is given	n by
a) 100011001010	b) 100010100111
c) 10110010111	d) 10110101101
(xxxiii)	
On subtracting (001100) ₂ from (101001) ₂	using 2's complement, we get
	b) 011101
a) 1101100	b) 011101
c) 11010101	d) 11010111
c) 11010101 (xxxiv)	d) 11010111
c) 11010101 (xxxiv) On subtracting (01010) ₂ from (11110) ₂ us	d) 11010111
c) 11010101 (xxxiv) On subtracting (01010) ₂ from (11110) ₂ us	d) 11010111 sing 1's complement, we get
c) 11010101 (xxxiv) On subtracting (01010) ₂ from (11110) ₂ us a) 1001	d) 11010111 sing 1's complement, we get b) 11010 d) 10100
c) 11010101 (xxxiv) On subtracting (01010) ₂ from (11110) ₂ us a) 1001 c) 10101	d) 11010111 sing 1's complement, we get b) 11010 d) 10100
c) 11010101 (xxxiv) On subtracting (01010) ₂ from (11110) ₂ us a) 1001 c) 10101 (xxxv) The expression for Absorption lav	d) 11010111 sing 1's complement, we get b) 11010 d) 10100 v is given by
c) 11010101 (xxxiv) On subtracting (01010) ₂ from (11110) ₂ us a) 1001 c) 10101 (xxxv) The expression for Absorption law a) A + AB = A	d) 11010111 sing 1's complement, we get b) 11010 d) 10100 v is given by b) A + AB = B d) A + B = B + A

c) 4 cells	d) 16 cells
(xxxvii) In a multiplexer the output depends on	its
a) Data inputs	b) Select inputs
c) Select outputs	d) None of these
(xxxviii) What is the octal equivalent of the bin	ary number: 10111101
a) 675	b) 275
c) 572	d) 573
(xxxix) A demultiplexer is used to-	
a) Route the data from single input to one of many outputs	b) Perform serial to parallel conversion
c) Both Route the data from single input to one of many outputs & Perform serial to parallel conversion	d) Select data from several inputs and route it to single output
(xl) When two 16-input multiplexers drive a 2-	input MUX, what is the result?
a) 2-input MUX	b) 4-input MUX
c) 16-input MUX	d) 32-input MUX
(xli) The NOR gate is OR gate followed by	
a) AND	b) NOT
c) NAND	d) None of these
(xlii) The decimal equivalent of hex number 1A	A53 is
a) 6793	b) 6739
c) 6973	d) 6379
(xliii)	

 $(734)_8 = (?)_{16}$

a) C1D

b) DC1

c) 1CD

d) 1DC

(xliv) The result of adding hexadecimal number A6 to 3A

is .

a) DD

b) E0

c) F0

d) EF

(xlv) One multiplexer can take the place of

a) Several SSI logic gates

b) Combinational logic circuits

c) Several Ex-NOR gates

d) Several SSI logic gates or combinational

logic circuits

(xlvi) How many shift registers are used in a 4-bit serial adder?

a) 2

b) 3

c) 4

d) 5

(xlvii) ECL's major disadvantage is that

a) It requires more power

b) It's fan-out capability is high

c) It creates more noise

d) It is slow

(xlviii) In Boolean algebra, the OR operation is performed by which properties

a) Associative properties

b) Commutative properties

c) Distributive properties

d) All of these

(xlix) Which is an incorrect rule of binary subtraction from the following?

a) 0 - 0 = 0

b) 0 - 1 = -1

c) 1 - 0 = 1

d) 0 - 1 = 1 with borrow '1'

Binary subtraction of 100101 – 011110 is	
a) 000111	b) 10101
c) 111000	d) 101010
(li) Perform multiplication of the binary number	ers: $01001 \times 01011 = ?$
a) 001100011	b) 110011100
c) 10100110	d) 101010111
(lii) On addition of -46 and +28 using 2's comp	lement, we get
a) -10010	b) -101
c) 1011	d) 100101
(liii) There are many situations in logic design i expression is possible in terms of XOR and	1
a) X-NOR	b) X-OR
c) NOR	d) NAND
(liv) If A and B are the inputs of a half adder, the	ne sum is given by
a) A AND B	b) A OR B
c) A XOR B	d) A EX-NOR B
(lv) When performing subtraction by addition in	n the 2's-complement system
a) The minuend and the subtrahend are both changed to the 2's-complement	b) The minuend is changed to 2's- complement and the subtrahend is left in its original form
c) The minuend is left in its original form and the subtrahend is changed to its 2's- complement	d) The minuend and subtrahend are both left in their original form
(lvi) Standard TTL circuits operate with a vo	olt power supply
a) 2	b) 5

only when all the inputs are at
b) logic 1
d) Floating
of digital circuits built using switching devices.
b) Bipolar junction transistors (BJTs), Resistors
d) Resistors, capacitors
y was that
b) It uses a minimum number of resistors
d) It operates swiftly
e minimize
b) The time consumption in RTL
d) Propagation delay in RTL
oss intermediate resister is
b) Small "speed-up" transistor
d) Large "speed-up" transistor
families?
b) ECL
d) DTL
circuit that selects
b) Many digital information and convert them into one

selected information	selected information
(lxiv) The selector inputs to an arithmetic/log	ic unit (ALU) determine the
a) Selection of the IC	b) Arithmetic or logic function
c) Data word selection	d) Clock frequency to be used
(lxv) The minimum and maximum number of AND gate is	Etransistors can be used by 2 input
a) 2 & 3	b) 3 & 2
c) 4 & 5	d) 5 & 4
(lxvi) Which of the following circuits come u logic circuits? 1. Full adder 2. Full subtractor Counter	
a) 1 only	b) 3 and 4
c) 4 and 5	d) 1, 2 and 3
(lxvii) If an active-HIGH S-R latch has a 0 or and then the R input goes to 0, the latch will be	
a) SET	b) RESET
c) Clear	d) Invalid
(lxviii) A 4-bit shift register that receives 4 bi	
a) Right, one	b) Right, two
c) Left, one	d) Left, three
(lxix) A ripple counter's speed is limited by the	ne propagation delay of
a) Each flip-flop	b) All flip-flops and gates
c) The flip-flops only with gates	d) Only circuit gates

c) Many decimal inputs and transmits the

d) Many decimal outputs and accepts the

(lxx) Which of the following circuit can be used as serial to parallel converter?

a) Multiplexer

b) Demultiplexer

c) Decoder

d) Digital counter