

BRAINWARE UNIVERSITY

Term End Examination 2020 - 21

Programme – Bachelor of Technology in Electronics & Communication Engineering

Course Name – Digital System Design

Course Code - PCC-EC302 Semester / Year - Semester III

Time allotted: 75 Minutes

Full Marks: 60

[The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

Group-A

	Group-A	
	(Multiple Choice Type Question)	1 x 60=60
1. (Answer any Sixu	ty)	
(i) The decimal equivalent	t of hex number 1A53 is	.•
a) 6793	b) 6739	
c) 6973	d) 6379	
(ii) EPROM contents can	be erased by exposing it to?	
a) Ultraviolet rays	b) Infrared rays	
c) Burst of microwaves	d) Intense heat radiations	3
(iii) The output of a logic geither	gate is 1 when all its inputs are at logic 0. the g	ate is
a) a NAND or an EX-0	OR b) an OR or an EX-NOR	•
c) anAND or an EX-O	d) a NOR or an EX-NOR	₹
(iv) Data can be changed f	from special code to temporal code by using	
a) shift registers	b) counters	
c) combinational circu	its d) A/D converters	
(v) A ring counter consisti	ing of five Flip-Flops will have	
a) 5 states	b) 10 states	
c) 32 states	d) Infinite states.	

(vi) When simplified with Boolean Algebrase	bra, $(x + y)(x + z)$ simplifies to
a) x	b) $x + x(y + z)$
c) $x(1 + yz)$	d) x + yz
(vii) The gates required to build a half ad	lder are
a) EX-OR gate and NOR gate	b) EX-OR gate and OR gate
c) EX-ORgate and AND gate	d) Four NAND gates.
(viii) The code where all successive num number by single bit is	bers differ from their preceding
a) Binary code	b) BCD
c) Excess – 3	d) Gray
(ix) Which of the following is the fastest	logic
a) TTL	b) ECL
c) CMOS	d) LSI
(x) If the input to T-flipflop is 100 Hz sig flipflops in cascade is	gnal, the final output of the three T-
a) 1000 Hz	b) 500 Hz
c) 333 Hz	d) 12.5 Hz
(xi) -8 is equal to signed binary number	
a) 10001000	b) 1000
c) 10000000	d) 11000000
(xii) A device which converts BCD to Se	even Segment is called
a) Encoder	b) Decoder
c) Multiplexer	d) Demultiplexer
(xiii) In a JK Flip-Flop, toggle means	

a) Set $Q = 1$ and $Q = 0$	b) Set $Q = 0$ and $Q = 1$
c) Change the output to the opposite state	
c) Change the output to the opposite state	d) No change in output
(xiv) 1's complement representation of decima representation is	l number of -17 by using 8 bit
a) 1110 1110	b) 1101 1101
c) 1100 1100	d) 0001 0001
(xv) How many AND gates are required to real	ize Y = CD + EF + G
a) 4	b) 5
c) 3	d) 2
(xvi) In a RAM, information can be stored	
a) By the user, number of times	b) By the user, only once
c) By the manufacturer, a number of times	d) By the manufacturer only once
(xvii) The commercially available 8-input mult	riplexer integrated circuit in the
a) 7495	b) 74153
c) 74154	d) 74151
(xviii) The MSI chip 7474 is	
a) Dual edge triggered JK flip-flop (TTL)	b) Dual edge triggered D flip-flop (CMOS
c) Dual edge triggered D flip-flop (TTL)	d) Dual edge triggered JK flip-flop (CMOS)
(xix) The process of entering data into a ROM	is called
a) burning in the ROM	b) programming the ROM

(xx) When the set of input data to an even parity generator is 0111, the output

d) charging the ROM

c) changing the ROM

will be	
a) 1	b) 0
c) Unpredictable	d) Depends on the previous input
(xxi) The NOR gate output will be high if the	two inputs are
a) 0	b) 1
c) 10	d) 11
(xxii) Which of following consume minimum	power
a) TTL	b) CMOS
c) DTL	d) RTL
(xxiii) For JK flipflop $J = 0$, $K=1$, the output a	after clock pulse will be
a) 1	b) no change
c) 0	d) high impedance
(xxiv) How many address bits are required to	represent 4K memory
a) 5 bits	b) 12 bits
c) 8 bits	d) 10 bits
(xxv) How many select lines will a 32:1 mult	iplexer will have
a) 5	b) 8
c) 9	d) 11
(xxvi) A full adder logic circuit will have	
a) Two inputs and one output	b) Three inputs and three outputs
c) Two inputs and two outputs	d) Three inputs and two outputs
(xxvii) The logic 0 level of a CMOS logic dev	vice is approximately
a) 1.2 volts	b) 0.4 volts

c) 5 volts	d) 0 volts
(xxviii) When an input signal A=11001 is appl output signal is	ied to a NOT gate serially, its
a) 111	b) 110
c) 10101	d) 11001
(xxix) The number of flip flops contained in IC	C 7490 is
a) 2	b) 3
c) 4	d) 1
(xxx) Shifting a register content to left by one	bit position is equivalent to
a) division by two	b) addition by two
c) multiplication by two	d) subtraction by two
(xxxi) The number of control lines for 256 to 1	multiplexer is
a) 5	b) 6
c) 3	d) 8
(xxxii) Which of the following is the fastest log	gic?
a) ECL	b) TTL
c) CMOS	d) LSI
(xxxiii) Why is a demultiplexer called a data d	istributor?
a) The input will be distributed to one of the outputs	b) One of the inputs will be selected for the output
c) The output will be distributed to one of the inputs	d) Single input gives single output
(xxxiv) Most demultiplexers facilitate which ty	ype of conversion?
a) Decimal-to-hexadecimal	b) Single input, multiple outputs

c) AC to DC	d) Odd parity to even parity
(xxxv) In 1-to-4 demultiplexer, if the two selections output will be	ect line $C1 = 1 & C2 = 1$, then the
a) Y0	b) Y1
c) Y2	d) Y3
(xxxvi) What is the indication of a short to gregate?	ound in the output of a driving
a) Only the output of the defective gate is affected	b) There is a signal loss to all load gates
c) The node may be stuck in either the HIGH or the LOW state	d) The affected node will be stuck in the HIGH state
(xxxvii) What is the function of an enable input	ut on a multiplexer chip?
a) To apply Vcc	b) To connect ground
c) To active the entire chip	d) To active one half of the chip
(xxxviii) Minimum number of two input NAN gate is	ID gates required to realize XOR
a) 3	b) 4
c) 5	d) 6
(xxxix) The number of select lines for a 64– to	o – 1 multiplexer is
a) 3	b) 4
c) 5	d) 6
(xl) The expression $Y=(A+B)(B+C)(C+A)$ sho	ows
a) AND operation	b) POS operation
c) SOP operation	d) NAND operation

(xli) The binary representation of BCD	number 00101001 is
a) 11101	b) 110101
c) 1101001	d) 101011
(xlii) A binary-to-octal decoder is a	
a) 3-line to 8-line decoder	b) 1-line to 8-line decoder
c) 4-line to 8-line decoder	d) None of these
(xliii) A flip flop has two output which	are
a) always 0	b) always 1
c) always complementary	d) All of these
(xliv) Flip-flops can be used to make	
a) latches	b) bounce –elimination switches
c) registers	d) All of these
(xlv) A device which converts 2421 coo	de into 8421 code is called a
a) code converter	b) code decoder
c) code encoder	d) coder
(xlvi) A binary number with n bits all of	of which are 1s has the value
a)	b)
n^2-1	2^{n}
c)	d)
$2^{(n-1)}$	2 ⁿ -1
(xlvii) 2's complement of 2's compleme	ent of the binary number 10110101 is
a) 1001010	b) 1001011
c) 10110101	d) 10111010

(xlviii) In a digital computer binary subtracti	on is performed
a) in the same way as we perform subtraction in decimal number system	b) using 2's complement method
c) using 9's complement method	d) using 10's complement method
(xlix) ASCII code is a	
a) 5-bit code	b) 7-bit code
c) 8-bit code	d) 10-bit code
(l) The difference output in a full-subtractor	is the same as the
a) difference output of a half subtractor	b) sum output of a half adder
c) sum output of a full adder	d) carry output of a full adder
(li) How many inputs and outputs does a full	-adder have ?
a) two inputs, two outputs	b) two inputs, one output
c) three inputs, two outputs	d) two inputs, three outputs
(lii) In which of the following adder circuits eliminated?	is the carry ripple delay
a) half-adder	b) full-adder
c) parallel adder	d) carry look ahead adder
(liii) How many flip-flops are needed to divide	de the input frequency by 40?
a) 4	b) 5
c) 6	d) 40
(liv) In sequential circuits the present input d	lepends on
a) past inputs only	b) present inputs only
c) present as well as past inputs	d) past outputs

(lv) A mod-5 synchronous counter is designed using J-K flip-flops. the number

of counts it will skip is	
a) 2	b) 3
c) 5	d) 10
(lvi) When an inventer is placed between the resulting flip-flop is a	e inputs of an S-R flip-flop, the
a) J-K flip-flop	b) master-slave flip-flop
c) T flip-flop	d) D flip-flop
(lvii) For a flip-flop with provisions of prese	et and clear
a) preset and clear operations are perform simultaneously	ned b) while presetting, clear is disabled
c) while clearing, clear is disabled	d) Both while presetting, clear is disabled and while clearing, clear is disabled
(lviii) The way to speed up DTL is to add an	a across intermediate resister is
a) Small "speed-up" capacitor	b) Small "speed-up" transistor
c) Large "speed-up" capacitor	d) Large "speed-up" transistor
(lix) A disadvantage of DTL is	
a) The input transistor to the resister	b) The input resister to the transistor
c) The increased fan-in	d) The increased fan-out
(lx) Which logic is the fastest of all the logic	e families?
a) TTL	b) ECL
c) HTL	d) DTL