



BRAINWARE UNIVERSITY

Term End Examination 2022

Programme - B.Sc.(ANCS)-Hons-2019/B.Sc.(ANCS)-Hons-2020/B.Sc.(ANCS)-Hons-2021/B.Sc.(ANCS)-Hons-2022

> **Course Name – Electronics Course Code - GEEC101** (Semester I)

Full Marks: 60 Time: 2:30 Hours

[The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

Group-A

(Multiple Choice Type Question) 1 x 30=30 Choose the correct alternative from the following:

Select the binary equivalent of the decimal number 368 (i) a) 101110000 b) 110110000 c) 111010000 d) 111100000 Select the decimal equivalent of hex number 1A53 a) 6793 b) 6739 c) 6973 d) 6379 To design a non-inverting adder inputs are applied a) Non-inverting terminal b) Inverting terminal c) Both inverting and non-inverting d) None of these terminal (iv) Find the decimal equivalent number of hexadecimal number 'AO' a) 80 b) 256 d) 160

c) 100

During reverse bias, a small current develops which is known as

a) Forward current b) Reverse current

c) Reverse saturation current d) Active current

(vi) Flip-flops can be used to design

a) latches b) bounce –elimination switches

c) registers d) all of the above

(vii) Find the 2's complement of the number 1101101 -

a) 0101110 b) 0111110

c) 0110010 d) 0010011

(viii) When an input signal A=11001 is applied to a NOT gate serially, its output signal is represented as

c)	00111 10101 An operational amplifier possesses	-	00110 11001
	Very large input resistance and very large output resistance Very small input resistance and very small output resistance Convert decimal 153 to octal. Equivalent in oct	d)	Very large input resistance and very small output resistance Very small input resistance and very large output resistance. will be
a)	$(231)_8$	b)	$(331)_{8}$
	(431) ₈		none of these
(xi)	What is the left hand section of a junction tra		
	base		Collector
•	depletion region	•	Emitter
(xii)		_	
` ,	The simplified form of Boolean expression	1 A	I + AB is
a)	A+B	b)	$A + \overline{B}$
c)	$\overline{A} + \overline{B}$	d)	none of these
(xiii)	The fastest logic in logic families is indicate	d a	s
a)	ECL	b)	TTL
c)	CMOS	d)	LSI
	Consider the inverting OP-AMP with R1 (input resistance) =50k ohm and power supply voltages voltage 1V.		
a)	-50V	b)	-12V
c)	50V	•	12V
(xv)	Calculate how many AND gates are required	d to	realize $Y = CD + EF + G$
a)	4	b)	5
c)		d)	
	Calculate how many two input AND gates a realize Y = BD+CE+AB	nd	two input OR gates are required to
a)	1,1	b)	4,2
	3,2	•	2,3
	In the operation of an NPN transistor, the ele		-
	emitter region		The region where there is high depletion
	the region where there is low depletion		P type base region
	The device which changes from serial data to	_	
•	counter		multiplexer
	demultiplexer Select the two inputs of The NOP gate wher	-	flip-flop
(xix)	•		•
	00 01	•	10 11
(xx)	When does the transistor act like an open sw	-	
	cut off region		Active region
	saturated region		None of these
(xxi)	The gates required to develop a half adder as	-	
	EX-OR gate and NOR gate		EX-OR gate and OR gate
	EX-OR gate and AND gate		Four NAND gates.

	According to the property of minterm, calculate how many combination will have value equal to 1 for K input variables?					
a)	0	b) 1				
•	2	d) 3				
(xxiii)	The output of a certain op-amp circuit changes by 20 V in 4 μs. Calculate slew rate					
-	50 V/μs	b) $500 \text{ mV/}\mu\text{s}$				
	5 V/μs	d) $500 \text{ V/}\mu\text{s}$				
(xxiv)	Choose the following combinations of logic	gates can decode binary 1101?				
c)	One 4-input AND gate One 4-input AND gate, one OR gate Which of the following circuits consider unc circuits?					
	1. Full adder					
	2. Full subtractor					
	3. Half adder					
	4. J-K flip					
	5. Counter					
a)	1 and 2	b) 2 and 3				
c)	3 and 4	d) 4 and 5				
(xxvi)	Which of the following circuits consider und	der the class of combinational logic				
	circuits?					
	1. Full adder					
	2. Full subtractor					
	3. Half adder					
	4. J-K flip					
	5. Counter					
	1 only	b) 3 and 4				
•	4 and 5	d) 1,2 and 3				
	Evaluate the required number of half adders					
	2m-1	b) $2^{m}-1$				
•	2m+1	d) 2m				
(xxviii)	Choose a logic circuit that accepts several data time to get through to the output	ata inputs and allows only one of them				
	multiplexer	b) demultiplexer				
•	transmitter	d) receiver				
	The output Q_n of a J-K flip-flop is 1. it changes	to 0 when a clock pulse is applied. the				
	input J_n and K_n are evaluated as					
a)	0 and X	b) 1 and X				
	X and 1	d) X and 0				
(xxx)	Select the two inputs of the NAND gate if the o	output is low				
	00	b) 01				
ر)	10	d) 11				

Group-B (Multiple Choice Type Question)

2.	Choose the correct alternative from the following	· · · · · · · · · · · · · · · · · · ·	3 x 10=
(i)	To design the 4:1 MUX how many minimum	basic gates are required	
	a) 1 NOT gates, 3 AND gates c) 1 NOT gates, 4 AND gates When an inventer is placed between the inputs flip-flop which is known as	b) 2 NOT gates, 3 AND gates d) 2 NOT gates, 4 AND gates	
(iii)	a) J-K flip-flopc) T flip-flopChoose the correct option: how many gates ar	b) master-slave flip-flop d) D flip-flop e required to implement Y=AB +BC	
(iv)	a) 2 AND gates and 2 OR gatec) 1 AND gates and 1 OR gateChoose the correct option: how many gates ar	b) 2 AND gates and 1 OR gate d) 1 AND gates and 2 OR gate e required to implement a full adder	
(v)	a) 9 NAND gatesc) 9 AND gatesCalculate the octal to hexadecimal: (1257.625)	b) 8 NAND gates d) 8 AND gates ${}_{8} = (?)_{16}$	
(vi)	 a) 2AE.CB8 c) 2AF.CA8 A certain OP-amp has bias currents of 50 μA sis 	b) 2AF.CB8 d) 2AE.CA8 and 49.3 μA . The input offset current	
(vii)	 a) 700 nA c) 7 nA To evaluate Y= 	b) $99.3~\mu A$ d) None of these	
	$\overline{A}B\overline{C} + \overline{A}\overline{B}C + \overline{A}BC + A\overline{B}C :$		
	a) $Y = \bar{A}B + \bar{B}C$ c) $Y = \bar{A}B + C$	b) $Y = \bar{A}B + \bar{B}$ d) None of these	
(viii)	$Y = AB + C$ To solve the $(1983.5625)_{10} = (?)_{16}$	None of these	
	a) 7BF.9 c) 7BF.8 Convert a 16:1 MUX using 4:1 MUX only. How r.	b) 7BE.A d) None of these nany 4:1 MUX is required	
	a) 3 c) 5 What is 1's complement and 2's of a number?	b) 4 d) 6	
	 a) 1's complement, one convert to zero and zero convert to one. 2's complement = 1's +1 c) 1's complement, one convert to zero and zero convert to one. 2's complement = 1's 	 b) 1's complement, one convert to zero convert to one. 2's complement - 1 d) None of these 	
	* 1	2.3 	