

LIBRARY **Brainware University** Barasat, Kolkata -700125

BRAINWARE UNIVERSITY

Term End Examination 2021 - 22

Programme - Bachelor of Technology in Computer Science & Engineering Course Name - Advanced Computer Architecture Course Code - PEC-702B

(Semester VII)

Full Marks: 70 Time: 1 Hr.25 Min. [The figure in the margin indicates full marks.]

Group-A (Multiple Choice Type Question) Choose the correct alternative from the following: (1) Number of instructions is less in b) Vector Program a) Scaler Program d) Equal in both scalar and vector. c) It cannot be said (2) Which of the following is the first field in vector instruction format? b) Address Offset a) Base Address d) Length c) Operation Code (3) Starting address is also known as b) Base address a) Address offset None of the above c) Displacement (4) A compiler that converts a scalar instruction into corresponding vector instruction is kn own as b) Analog Compiler a) DSP Vectorising Compiler c) GCC Compiler (5) Which of the following processor is a vector processor? b) ILLIAC-IV a) BSP d) TI-ASC c) PEPE operation (6) Vector Squire Root is an example of b) Binary a) Unary d) All of the above types c) Ternary vectors. (7) Vector Stride value is used to access b) Two dimensional a) One dimensional d) Multidimensional

c) Three dimensional

(8) If UVL = 100 and MVL = 32, then the loop will be iterated

	a) One time	b) Two time					
	c) Three time	d) Four time					
	(9) If a vector has 10 X 10 = 100 elements	-,					
	(9) If a vector has 10 X 10 = 100 elements in row-major fashion, then to access the elements according to column will be						
	a) 1	b) 2					
	c) 5	d) 10					
	(10) Addition is the responsibility of						
	a) ALU	b) CU					
	c) Register Set	d) None of the above					
	(11) In an instruction format, first block will be always a						
	a) Operand	b) Operand Address					
	c) Addressing Mode	d) Op-Code					
	(12) ILLIAC-IV is a						
	a) Multiprocessor	b) Vector processor					
	c) Array processor	d) Super computer					
	(13) Which one stores the starting address of program?						
	a) PC	b) SP					
	c) AC	d) DR					
	(14) Which bus is bidirectional?						
Brainware University Alkankrishnapur Road, Barasat	a) Address	b) Data					
Saras	c) Control	d) All of these					
258	(15) Which uses shared memory?						
2548	a) UMA	b) NUMA					
Vare things	c) COMA	d) None of these					
ainv mkris ta, W	(16) Which of the following is not a data h	azard?					
P. B.	a) RAR	b) RAW					
366	c) WAR	d) WAW					
	(17) Which particular stage in instruction cycle is used by ALU?						
	a) IF	b) ID					
	c) OF	d) EX					
	(18) The product of time and stage in case of linear pipeline is						
	a) Space-Time Diagram	b) Time-Space Diagram					
	c) Time-Space Span	d) Space-Time Span					
	(19) In which stage, addressing mode will						
	a) IF b) ID						
	c) OF	d) EX					
		u) 2.1					
	(20) Which one is not a data hazard?	L) DAW					
	a) RAR	b) RAW					
	c) WAR	d) WAW					
	(21) Which one is not a type of internal forwarding						
	a) Store – fetch forwarding	b) Fetch – fetch forwarding					
	a) Store store augmenting	d) Store store forwarding					

(22) Which of the following has multiple output?

a) Linear pipelining		b)	General pipelining
c) NOT Gate		d)	None of these
(23) Which one is the representation of data fl	low in go	eneral	pipeline processor?
a) Space-Time diagram		b)	Gantt Chart
c) Reservation Table		d)	Pie Chart
(24) User view of memory is only possible in			
a) Paging		b)	Segmentation
c) Segmentation with paging		d)	Some other Scheme
(25) Equal size partitions are applicable in			
a) Paging		b)	Segmentation
c) Segmentation with paging		d)	Any other scheme
(26) Which one is not a state of switch box?			
a) Straight		b)	Exchange
c) Upper Broadcast		d)	Sigmoid
(27) Which one is a sequential circuit?			
a) Flip-flop		b)	AND Gate
c) NAND Gate		d)	Decoder
(28) What is the Hex equivalent of the binary	y numbe	er 111	11111
a) 11		b)	22
c) DD		d)	FF
(29) Which of the following is a message pa	ssing sy	stem?	planting off to relieve the
a) Cray-I	J.d	b)	Transputer
c) Cray - II		d)	C.m*
(30) Which one takes the top position in me	mory hi	,	ıv?
a) Cache		b)	Main memory
c) Registers		d)	HDD
(31) Which one is not present inside of a CF	0119	۵,	TIDD
a) ALU		ы	CII
c) Register		p)	
· La company that the table		d)	Key
(32) Which one is not an input device?		nelr	
a) Mouse		b)	
c) Scanner		d)	Printer
(33) Which of the following is the universa	I gate?		
a) AND		b) OR
c) NOR		ď) XOR
(34) Only one output is supported by			
a) AND gate		b	OR gate
c) NOT gate			Norway Add Negative was in cases
1000.00			NAND gate
(35) If a multiplexer has 16 input lines, the	n how	many	select lines it will has?
a) 2		t	o) 4
c) 6		(1) 8
(36) Which one is the Universal Gate?			
a) AND		1	h) NAND

(49) Which of the following is lowest in memory hierarchy?

a) Cache memory	b)	Secondary memory
c) RAM	d)	Register
(50) If memory access takes 20 ns with cache and 11 e uses a 10 ns memory) is		
a) 87%	b)	88%
c) 90%	d)	93%
(51) A page fault	۵,	75.70
a) Occurs when there is an error in a specific pa	b)	Occurs when a program accesses a page of main memory
 c) Occurs when a program accesses a page not currently in main memory 	d)	Occurs when a program accesses a page belonging to another program SRAM Register lly once? EEROM PROM
(52) Access time is small for		W. Silly St.
a) ROM	b)	SRAM Library Barrey
c) DRAM	d)	Register inware and the residence of the
(53) Which memory is non volatile and may be writt	en on	ly once?
a) RAM	b)	EEROM 398, Kolharia
c) EPROM	d)	PROM
(54) Which of the following registers is used to keep n where the next instruction is located?	track	of address of the memory locatio
a) Memory Address Register	b)	Memory Data Register
c) Instruction Register	d)	Program Counter
(55) The register used as a working area in CPU is		
a) PC	b)	IR
c) MAR	d)	Accumulator
(56) Which among the following is not a method of a	access	sing data?
a) Sequential	b)	Asynchronous
c) Random	d)	None of these
(57) How long does a static SRAM holds data?		
a) Eternally	b)	Until power is supplied
c) Only during manufacturing	d)	None of these
(58) Which of the following is not a performance me	trics o	of linear pipeline processor?
a) Speed-Up	b)	Efficiency
c) Throughput	d)	None of the above
(59) Data flow through the pipeline processor is repre	esente	ed by
a) Space-Time diagram	b)	Gnat chart
c) Pie chart	d)	Graph
60) Time – space span are of types		•
a) 1	b)	2
c) 3	d)	4
61) Which connection is present in omega network?	-,	
a) Shuffle	b)	Evolunge
c) Cube	d)	Exchange Butterfly
62) In multistage butterfly network, last connection v		•
a) Butterfly connection	b)	Shuffle connection

c) Exchange connection	d) Inverse-shuffle connection				
(63) The processing elements present in Flynn's class					
a) CPU) CPU b) ALU				
c) CU					
(64) Which one does not exist in real life?	A 17				
a) SISD	b) SIMD (1) thrust				
c) MISD	d) MIMD				
(65) Which one is better?	b) SIMD d) MIMD Brainwas 2 20 Horse Bengal 7 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2				
a) Pipelined processor	b) VLIW processor 398 Kawalin				
c) Super-pipelined processor	d) Both (b) and (c)				
(66) Which one is not a performance metrics of pipe					
a) Speed-up	b) Efficiency				
c) Throughput	d) All of these				
(67) Which one is also called as Omega network?	6.4.17.99				
 a) Single stage Shuffle-Exchange interconnecti on network 	 Multi stage Shuffle-Exchange interconne ction network 				
c) Single stage cube interconnection network	d) Multi stage cube interconnection network				
(68) In mesh connected ILLIAC network, number o					
a) 4	b) 16				
c) 32	d) 64				
(69) Which of the following gives CPI<1	Mark to be a second to the second to				
a) Pipelining	b) Super-pipelining				
c) Super-scalar	d) Both (b) and (c)				
(70) Which of the pipeline hazard caused by the bra	nch instructions?				
a) Control Hazard	b) Structural Hazard				
c) Data Hazard	d) All of these				