



## **BRAINWARE UNIVERSITY**

## **Term End Examination 2023** Programme - B.Tech.(CSE)-2018/B.Tech.(CSE)-2019 Course Name – Advanced Computer Architecture

Course Code - PEC-702B (Semester VII)

LIBRARY Brainware University

Barasat, Kolkata -700125

Time: 3:0 Hours

Full Marks: 70

[The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

## Group-A

(Multiple Choice Type Question)

1 x 15=15

- Choose the correct alternative from the following :
- (i) Express which one is the representation of data flow in general pipeline processor?
  - a) Space-Time diagram

b) Gantt Chart

c) Reservation Table

- d) Pie Chart
- (ii) Identify in which processor, loop control overhead is minimized?
  - a) Scaler Processor

b) Vector Processor

c) IAS Processor

- d) Multiprocessor
- (iii) write the snoopy Protocol is the solution of
  - a) Vector Fitting

b) Pipeline Hazard

c) Cache Coherence

- d) Bus Contention
- (iv) Select which bus is bidirectional?
  - a) Address

b) Data

c) Control

- d) All of these
- (v) Explain which of the following gives CPI<1?
  - a) Array processor

b) VLIW

c) Scalar Processor

- d) None of these
- (vi) Define in which of the following is the first field in vector instruction format?
  - a) Base Address

b) Address Offset

c) Operation Code

- d) Length
- (vii) State that the scaler-Vector Product is a operation.
  - a) Unary

b) Binary

c) Ternary

- d) All of the above types
- (viii) Identify that the starting address is also known as
  - a) Address offset

b) Base address

c) Displacement

- d) None of the above
- (ix) Choose which of the following is not a data hazard?
  - a) RAR

b) RAW

c) WAR

d) WAW

(x)	Choose in which of the following processor is	s a vector processor?	
	a) BSP	b) ILLIAC-IV	
	c) PEPE	d) TI-ASC	
(xi)	Choose that the vector Stride value is used to	o accessvectors.	
	a) One dimensional	b) Two dimensional	
	c) Three dimensional	d) Multidimensional	
(xii)	If a vector has 10 X 10 = 100 elements in row	-major fashion, then calculate to access	
	the elements according to column will be	major lasmon, then calculate to access	,
	a) 1	b) 2	
	c) 5	d) 10	
(xiii)	Express that the addition is the responsibility	of	
	a) ALU	b) CU	100
	c) Register Set	d) None of the above	
(xiv)	Express which one has select lines?	a) None of the above	
roor.	a) Encoder and	b) Decoder	
	c) Multiplexes	d) De-multiplexer	
(xv)	Choose which one is not a data hazard?	d) be-multiplexer	
	a) RAR	b) RAW	
	c) WAR	d) WAW	
		2,	
	Grou	ıр-B	
	(Short Answer T	ype Questions)	3 x 5=15
3 6-			15
2. 00	mpare between RISC and CISC.		(3)
3. Write a short note on Instruction Cycle.			(3)
4. Write a short notes on multiprocessor.			(3)
5. Explain what are the vector length and stride issues in a vector processor?			(3)
O. LA	significant is cache conerence problem and the	e solution of it?	(3)
W	OR nat are the different performance metrics of a simple	/	
exa	imple.	computer memory? Explain with	(3)
	Group	n-C	
	(Long Answer Ty	ne Questions)	
			5 x 8=40
7. Ev	aluate a multistage Shuffle-Exchange intercon	nection network for N=16	
<ol> <li>Evaluate a multistage Shuffle-Exchange interconnection network for N=16 with diagram</li> <li>Draw the block diagram of a vector processor and explain each of the part.</li> </ol>			
			(5)
^	Plant the following: The size of cache memory	and the speed of a system :	(5)
F .	- Por tiorial,		(5)
11. Ex	plain the following: The size of cache memory	and the speed of a system is	
F	portional.		(5)
12. W	nat is Space-Time Diagram? Explain with an ex	ample of five process pipeline	(5)
	13. What is virtual memory? Explain the functionality of it with a real life example.  14. Draw both single-stage and multistage cube interconnection network & justify it.		
. T. DI	and mutistage cube inter	rconnection network & justify it	(5)
Fxr	OR	- ,,	(5)
	plain what is Logical and physical address space	e? How they are related to MMU?	(5)
			,