



BRAINWARE UNIVERSITY

Term End Examination 2023-2024

Programme – Diploma in Robotics & Automation-2022

Course Name – Digital Electronics

Course Code - ECPC303

(Semester III)

Brigger Activities Tool 25

Full Marks : 60 Time : 2:30 Hours

[The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

Group-A

1 x 15=15 (Multiple Choice Type Question) Choose the correct alternative from the following: (i) The gates required to develop a half adder are b) EX-OR gate and OR gate a) EX-OR gate and NOR gate d) Four NAND gates. c) EX-ORgate and AND gate (ii) Karnaugh map is chosen for the purpose of b) To map the given Boolean logic function a) Reducing the electronic circuits used d) To maximize the terms of a given a Boolean c) To minimize the terms in a Boolean expression expression (iii) In a 3-variable Karnaugh Map, determine how many cells are there? b) 8 a) 4 d) 32 c) 16 (iv) Identify which input values will cause an AND logic gate to produce a HIGH output? b) At least one input is LOW a) At least one input is HIGH d) All inputs are LOW c) All inputs are HIGH (v) Identify what is the octal equivalent of the binary number: 10111101 b) 275 a) 675 d) 573 c) 572 (vi) To create a combinational circuit, the output depends on the b) Input combination and the previous output a) Input combination at the time c) Input combination at that time and the d) Present output and the previous output previous input combination (vii) If A, B and C are the inputs of a full adder then the carry is produced by a) A AND B OR (A OR B) AND C b) A OR B OR (A AND B) C d) A XOR B XOR (A XOR B) AND C c) (A AND B) OR (A AND B)C (viii) Choose the desired logic circuits which accept two binary digital on inputs and produces two binary digital, a sum bit and carry bit on its outputs?

b) half-adder

a) full adder

5.

6.

	d) parallel adder	
c) serial adder (ix) Determine the number of select lines to cons	truct a 8 – to – 1 multiplexer	
(ix) Determine the number of select lines to cons	b) 3	
a) 2 c) 4		
c) 4 (x) The binary representation of BCD number 002	101001 is recognized as	
a) 11101	01 11010	
	d) 101011	
c) 1101001 (xi) When an input signal A=11001 is applied to a	NOT gate serially, its output	
identined as		
a) 111	b) 110 d) 11001	
(xii) Select the decimal equivalent of Binary number		
	b) 31	
a) 210 con 210	d) 28	
(xiii) Identify the digital logic family which has the le	owest propagation delay time is	
a) ECL	b) TTL	
c) CMOS	d) PMOS	
(xiv) Identify the binary equivalent of hexadecimal		
a) 1010 1111	b) 1111 1010	
c) 10110011	d) none of these	
(xv) Determine the number of cells in a 6-variable I	K-map	
a) 6	b) 12	
c) 36	d) 64	
Grou	ир-В	
(Short Answer T		3 x 5=15
2. Construct Ex-NOR gate using NAND gates only		(3)
3. Describe NAND gate with its Boolean expression,	truth table and logical symbol. Show how	v (3)
it can be realized by using basic gates.		
Apply Boolean algebra to simplify the expressi	on	(3)
$Y = (\overline{A} + B) \cdot (A + B)$		
1-(A+D)·(A+D)		
Apply K-map to simplify the following expression \	$((A, B, C, D) = \sum m(1, 3, 4, 6, 9, 11, 12, 1)$	4) (2)
	(4, 5, 6, 5, 11, 12, 1	.4) (3)
Explain D flip-flop with present state-next state tak	ole and excitation table	(2)
	and excitation table	(3)
OR		
Discriminates between combinational circuit and s		(0)
and 3	-4-cital circuit.	(3)

Group-C (Long Answer Type Questions)

7.	7. Design a full adder circuit using a 3 to 8 line decoder.	
8.	Apply K-map to simplify the following expressions (a) $F(A,B,C,D) = \Sigma \text{ m } (1,3,7,11,15) + \Sigma \text{ d } (0,2,5)$ (b) $F(A,B,C,D) = \Sigma \text{ m } (0,2,3,6,7) + \Sigma \text{ d } (8,10,11,15)$ Brainware University Brainware University Brainware University Brainware University	(5)
9.	Explain J-K flip-flop with present state-next state table, excitation table and logical expression of next state output	(5)
10.	10. Describe NAND gate and demonstrate the action of NAND gate as Universal gate.	
11.	11. Describe: i) Noise margin ii) Fan-out iii) Fan-in iv) Propagation delay v) Power dissipation	
12.	Construct 4:1 Multiplexer using three 2:1 Multiplexer.	(5)
	OR Construct 16:1 multiplexer using 4:1 multiplexer only.	(5)
