



BRAINWARE UNIVERSITY

Term End Examination 2023 Programme - B.Tech.(EE)]-2021 Course Name - Digital Electronics

Course Code - PCC-EE402 (Semester IV)

LIBRARY Brainware University Barasat, Kelkata -700126

Full Marks: 60

a) Smaller resistance

c) Smaller area

Time: 2:30 Hours

answers in their

ון		arks. Candidates are required to give the ords as far as practicable.]	err answers in their	
	/a.v.l	Group-A	1 x 15=15	
1.	Choose the correct alternative from the	e Choice Type Question) e following :	1,13-2	
(i)	Logic circuits can also be constucted using			
(ii)	a) RAM c) PLD Which of the following is a type of dig	b) ROM d) PLA gital logic circuit?		
	a) Combinational logic circuits	b) Sequential logic circuits d) None of the mentioned ent the synchronous control inputs in ar	n S – R flip	
(iv)	a) Sc) ClockWhat must be used along with synchroflip flop?	b) R d) Both S and R conous control inputs to trigger a change	e in the	
	a) 0c) ClockWhat will be the output from a D flip -	b) 1 d) Previous output – flop if the clock is low and D = 0?		
(vi)	a) 0c) No changeWhat is the minimum distance requireHamming's analysis in Digital Electron	b) 1 d) Toggle between 0 and 1 ed for single error detection according to ics	0	
(vii)	a) 1 c) 3 Identify the gate is placed between clo positive level triggered flip – flop to a I	b) 2 d) 4 ock input and the input of AND gate to o negative level triggered flip – flop?	convert a	
	a) NOR gate c) Buffer	b) NOT gate d) NAND gate to the presence of a multi – emitter tra	nsistor?	

b) Larger area

d) Larger resistance

(ix)	ix) Select which of these flip – flops cannot be used to construct a serial shift register?					
	a) D – flip flop	b) SR flip – flop				
	c) T flip – flop	d) JK flip – flop				
(x)	x) Choose the following options is a Current – Mode logic used in Digital Circuits.					
	a) TTL	b) RTL				
	c) ECL	d) IIC				
(xi)	Write how many cycles of addition and shifting perform multiplication using the shift method?	in a 4 – bit multiplier are required to				
	a) 1	b) 2				
	c) 4	d) 8				
(xii)	What kind of operation occurs in a J – K flip flop 1? YRAR8(when both inputs J and K are equal to				
	a) Preset operation	b) Reset operation				
	c) Clear operation seemed	d) Toggle operation				
(xiii	Select the following codes is a sequential code					
	a) 8421 code	b) 2421 code				
	c) 5421 code	d) 2441 code				
(xiv	(xiv) Identify what frequency division of the pulsed clock signal can be obtained by connecting 4 flip – flops in cascade?					
	a) 2	b) 4				
	c) 8	d) 16				
(xv)	Calculate the conversion time of a 12-bit count to convert a full scale input?	er type ADC with 1MHz clock frequent				
	a) 4.095 μs	b) 4.095ms				
	c) 4.095s	d) None of the mentioned				
	Grou	p-B				
	(Short Answer Ty		3 x 5=15			
2. With the help of the truth table, construct 3 to 8 line decoder using basic gates only.						
3. C	onstruct Ex-OR gate using NAND gates only		(3) (3)			
4. R	epresent XOR using minimum number of NAND	gates.	(3)			
5. Differentiate between SRAM & DRAM.			(3)			
6. Describe the design of full-subtractor using two 4:1 multiplexers						
	01		(2)			
E	xamine a full adder circuit using a 3 to 8 line dec	oder.	(3)			
	Grou	ıp-C				
	(Long Answer Ty		5 x 6=30			
7.	Distinguish programmable ROM and non-progra	mmable ROM	(5)			
	8. Solve the binary subtraction 1101-1011 by 1'S complement method. ii) Make the binary					
	 Solve the binary subtraction 1101-1011 by 1'S complement method. ii) Make the binary (5) subtraction 1110-1111 by 2'S complement method. 					
9. Explain the negative edge triggered Master-slave flip flop with neat diagram						
10. List the five comparisons between TTL logic devices with CMOS logic devices.						
	11. Explain the CMOS inverter gate with circuit diagram.					
12.	12. Construct parallel in-parallel out, shift register (5)					
OR Control of the Con						
	Create 2 input NOR gate using 1:2 DEMUX.		(5)			