



BRAINWARE UNIVERSITY

Library Brainware University 398, Ramkrishnapur Road, Barasat Kolkata, West Bengal-700125

Term End Examination 2022 Programme - B.Tech.(CSE)-2018/B.Tech.(CSE)-2019 **Course Name – Advanced Computer Architecture Course Code - PEC-702B** (Semester VII)

Time: 2:30 Hours Full Marks: 60

[The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

Group-A

1 x 15=15

(Multiple Choice Type Question) Choose the correct alternative from the following: (i) Express which one is the representation of data flow in general pipeline processor? b) Gantt Chart a) Space-Time diagram d) Pie Chart c) Reservation Table (ii) Identify in which processor, loop control overhead is minimized? b) Vector Processor . .a) Scaler Processor d) Multiprocessor c) IAS Processor (iii). write the snoopy Protocol is the solution of b) Pipeline Hazard a) Vector Fitting c) Cache Coherence d) Bus Contention (iv) Select which bus is bidirectional? a) Address b) Data d) All of these c) Control (v) Explain which of the following gives CPI<1? b) VLIW a) Array processor c) Scalar Processor d) None of these (vi) Define in which of the following is the first field in vector instruction format? b) Address Offset a) Base Address c) Operation Code d) Length (vii) State that the scaler-Vector Product is a _ operation. b) Binary a) Unary d) All of the above types c) Ternary (viii) Identify that the starting address is also known as a) Address offset b) Base address d) None of the above c) Displacement (ix) Choose which of the following is not a data hazard? b) RAW a) RAR d) WAW c) WAR

(x) Choose in which of the following processor is a vector processor?

	a) BSP	P) II I I O I V	
	c) PEPE	b) ILLIAC-IV	
	Choose that the vector Stride value is used to a	d) TI-ASC vectors.	
			1
	c) Three dimensional	b) Two dimensional	3
		d) Multidimensional	14.30
(^11)	If a vector has 10 X 10 = 100 elements in row-n the elements according to column will be	najor fashion, then calculate to access	19 6 19 19 19 19 19 19 19 19 19 19 19 19 19
		and the second	10000
	a) 1	b) 2	Transline Sto
	c) 5	d) 10	Selly Mis
(XIII)	Express that the addition is the responsibility o	f 🕒 💸	1. 1/2
;	a) ALU	p) CO "3"	Ka
	c) Register Set	d) None of the above	
(xiv)	Express which one has select lines?	The state of the s	
	a) Encoder	b) Decoder	The same of the sa
	c) Multiplexer	d) De-multiplexer	
	Choose which one is not a data hazard?	d/ De-multiplexer	
	a) RAR		
	c) WAR	b) RAW	
		d) WAW	
	Gran	- B	
	Grou (Short Answer Ty		
	(Short Allswel 1)	rpe Questions)	3 x 5=15
2. W	rite a short note on Instruction Cycle.		•
3. W	rite a short notes on multiprocessor.		(3)
4. Explain what are the vector length and stride issues in a vector processor?			(3)
5. Explain what is cache coherence problem and the solution of it?			(3)
6. What is memory hierarchy? Justify the position of each memory type in it.			(3)
OR (3)			(3)
Co	mpare between RISC and CISC.	`	
	· · · · · · · · · · · · · · · · · · ·		(3)
	Grou	n.C	
	Grou (Long Answer To		
	(Long Answer Ty	pe Questions)	5 x 6=30
7 F	valuate a multistago Shufflo Evolunco interna		
7. Evaluate a multistage Shuffle-Exchange interconnection network for N=16 with diagram (5)			
8. Draw the block diagram of a vector processor and explain each of the part. 9. Describe the register-to-register and memory-to-memory architecture?			(5)
10. What is Space-Time Diagram? Explain with an arrangle of the control of the co			(5)
10. What is Space-Time Diagram? Explain with an example of five process pipeline.			(5) ⁻
11. What is virtual memory? Explain the functionality of it with a real life example. (5) 12. Explain the following: The size of cache memory and the speed of a system is proportional. (5)			(5)
			al. (5)
OR Explain the following: The size of cache memory and the speed of a system is proportional. (5)			
_	The size of cache memory.	and the speed of a system is proportion	al. (5)