Library Brainware University 398, Ramkrishnapur Road, Barasat Kolkata, West Bengal-700125





BRAINWARE UNIVERSITY

Term End Examination 2022 Programme - B.Tech.(CSE)-AIML-2021/B.Tech.(CSE)-DS-2021 Course Name - Computer Organization and Architecture Course Code - PCC-CSM301/PCC-CSD301 (Semester III)

		÷!			
Full	Marks: 60		Time: 2:30 Hours		
[T	he figure in the margin indicates full marks. Ca	ndidates are required to give	their answers in their own		
	words as f	ar as practicable.]			
			e of the same		
		Group-A	1 x 15=15		
		pice Type Question)	1 X 13-13		
1.	Choose the correct alternative from the follow	wing:			
			•		
. (i)	Convert the binary number (111100001111		1 7 3 6		
	a) 1010	b) FOFO			
	c) 7070	d) 5050	144-ian Abra		
(ii)	The situation wherein the data of operands correct answer.	are not available is called	write the		
	a) Data hazard	b) Stock			
12	c) Deadlock	d) Structural hazard			
(iii)	Select the format which is usually used to store data				
(,	a) Hexadecimal	b) Octal			
	c) Binary	d) Decimal			
(iv)	Select which of the following is a universal logic gate?.				
(10)		b) AND	Carlotte Carlotte		
	a) OR c) XOR	d) NAND			
	The fetch and execution cycles are interlead	ved with the help of	Write the		
(v)	correct answer.		•		
		b) Clock			
	a) Modification in processor architecture	d) Control unit			
2.1	c) Special unit Apply signed-magnitude binary division and	d find the result if the divide	nd is (11100)2 and		
(vi)	Apply Signed-Magnitude Smary Street				
	divisor is (10011)2	b) 100			
	a) 10100	d) 1100	·		
	c) 11001				
(vii)	What is the formula for Hit Ratio identify?	L) Maior // Lit + Mice)			
	a) Hit/(Hit + Miss)	b) Miss/(Hit + Miss) d) (Hit + Miss)/Hit			
(viii)	Write the number which is numerically equ	שו נס (בוסטבביס)ב			
1	/I **	Page 1 of 3			

Page 1 of 3

	Kolkala, West Bendar		
		b) (2A2)H	
	a) (46)8	d) (26)10	
/:\	c) (36)10 Auxillary memory access time is generally	times that of the main memory	*
(IX)	identify?		•
	a) 10	b) 100	
	c) 1000	d) 10000	
(v)	Define ASCII		
(^)	a) American Stable Code For International	b) American Standard Case For Institutional	
	Interchange	Interchange	
	c) American Standard Code For Interchange	d) American Standard Code For Information	
	Information	Interchange	4
(xi)	Judge the memory implemented using the sem	iconductor chips is	
	a) Cache	b) Main	
	c) Secondary	d) Registers	
(xii)	Which of the following is independent of the ac	ddress bus devise?	
•	a) Secondary memory	b) Main memory	<u>.</u>
	c) Onboard memory	d) Cache memory	
(xiii)	If M denotes the number of memory locations	and N denotes the word size, then evaluate	
	the storage capacity is		
	a) M*N	b) M+N	
	c) 2M+N	d) 2M-N	
(xiv	Select which of the following is/are type of pip	elining	
	a) instruction	b) arithmetic	
	a) Both of those	d) none of these	
(xv)	Write which of the following is the lowest in the	ne computer memory hierarchy?	
•	a) Cache	b) RAM	
	c) Secondary memory	d) CPU registers	
	,	·	
		oup-B	3 x 5=15
	(Short Answe	r Type Questions)	J X J-13
			(2)
2 F	xplain Instruction Cycle with diagram.		(3)
2. Explain the functions of different input/output instructions in a basic computer.			(3)
4 5	unlain the differences between Latches and FIII)-110ps.	(3)
	ofine Basic Terminology of Computer Organizat	ion and Architecture.	(3)
6. E	xplain multiple-bus structure with advantages a	and disadvantages.	(3)
7.7807		OR	(2)
٧	Vhat is an Addressing Mode?	·	(3)
		roup-C	5 x 6=30
	(Long Answe	r Type Questions)	5 X 0=30
			12.2
7.	Explain cache memory		(5)
0	state the difference between computer organi	zation and computer architecture.	(5)
9.	Explain propagation delay of Ripple Carry Add	er and how it can be reduced in Carry Look	(5)
٥.	Ahead adder, explain with suitable block diagr	am	
10	Explain the memory hierarchy pyramid		(5)
11.	Explain Memory management unit(MMU)	•	(5)
12.	Briefly explain different types of interrupts		(5)
	•	OR	
	Explain pipelining and its different types.		(5)

Brainware University 398, Ramkrishnapur Road, Barasal Kolkata, West Bengal-700125