



BRAINWARE UNIVERSITY

Term End Examination 2023-2024 Programme - B.Sc.(ANCS)-Hons-2022 Course Name - Computer Organization and Architecture **Course Code - GEEC401** (Semester IV)

Time: 2:30 Hours Full Marks: 60 [The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

Group-A 1 x 15=15 (Multiple Choice Type Question) 1. Choose the correct alternative from the following: (i) Identify the correct choices for the definition of computer architecture a) set of categories and methods that specify b) set of principles and methods that specify the functioning, organization, and the functioning, organization, and implementation of computer systems implementation of computer systems c) set of functions and methods that specify the d) functioning, organization, and None of the mentioned implementation of computer systems (ii) If an exception is raised and the succeeding instructions are executed completely, then the processor is generalized to have _ b) Exception handling a) Generation word d) None of the mentioned c) Imprecise exceptions (iii) To reduce the memory access time we generally classify to make use of b) Heaps a) SDRAM's d) Higher capacity RAM's c) Cache's (iv) The ALU associate to make use of _____ to store the intermediate results. b) Registers a) Accumulators d) Stack c) Heap (v) CPU associate with a) main memory and ALU b) main memory, ALU and control unit c) cache memory, ALU and control unit d) ALU, control unit and registers. (vi) In CISC architecture, represent instructions typically perform: a) Simple operations b) Single operations c) Multiple operations d) No operations (vii) Select, which of the following is a disadvantage of CISC architecture? a) Small code size b) Simplified instruction decoding c) Increased complexity of hardware d) Better performance

(viii) Identify, which of the following is true about DMA?

	a) CDU is involved in avery data transfer	b) DMA is slower compared to Interrupt Driv	/en
	cPU is involved in every data transfer.c) DMA reduces CPU involvement in data	I/O. d) DMA is only used for secondary storage	
/:\	transfer.	devices.	
(IX)	Write DMA transfers are typically used for: a) Bulk data transfers	b) Real-time processing	
(x)	c) Interactive processing Choose the following is not a type of DMA transfer	d) Arithmetic operations	
	a) Burst mode	b) Cycle-stealing mode d) Parallel mode	
(xi)	Indicate, which mode of DMA transfer is suitable for	or high-speed data transfers?	
	a) Burst mode	b) Cycle-stealing mode	
(xii)	 c) Demand mode Choose the following is the fastest type of memory 		
	a) Cache memory	b) Secondary memory	
(v:::)	c) Main memory	d) Virtual memory	
(XIII)	Write down the main purpose of cache memory.	b) To increase the capacity of memory	
	a) To store frequently accessed datac) To provide a permanent storage solution	d) To replace main memory	
(xiv)	Which stage of the instruction execution cycle invorgister file?	olves writing the result back to the	
	a) Fetch	b) Decode	
	c) Execute	d) Writeback	
(xv)	If a program takes 200 seconds to execute without with optimization, estimate the speedup achieved		
	a) 2	b) 4	
	c) 0.25	d) 150	
	Group	о-В	
	(Short Answer Ty		x 5=15
	iefly discuss about the maximum number of 0-a structions if the instruction size is of 32-bit and 1		(3)
3. Exp	plain the stages of instruction execution in a RISC c	omputer.	(3)
dis	opose a 30 GB hard-disk is to be manufactured. If t ks allows 1024-byte sectors, 2048-sector tracks an tters are required?		(3)
tim Cal	ierarchical cache-main memory subsystem has the e of 160 ns (ii) main memory access time of 960 n culate the following: (a) Average access time of th mory system.	(iii) hit ratio of cache memory is 0.9.	(3)
6. Illu	strate digital logic.		(3)

Group-C (Long Answer Type Questions)

5 x 6=30

- 7. Given a non-pipelined processor with 15 ns clock period. Calculate how many stages of pipelined version of the processor are required to achieve a clock period of 4 ns? Assume that the interface latch has delay of 0.5 ns.
- 8. Explain the fundamentals of digital logic and its significance in computer systems.

9. Mention the differences between vectored and non-vectored interrupt.

(5)

(5)

10. A 50 MHz processor was used to execute a program with the following instruction mix and clock cycle counts:

Instruction type	Instruction count	Clock cycle count
Integer arithmetic	50000	I
Data transfer	35000	2
Floating point arithmetic	20000	2
Branch	6000	3

Calculate the effective CPI, MIPS rate and execution time for this program.

- 11. Show the addressing for program and data, assuming von Neumann architecture for storing the following program: (a) Assume that a program has a length of 2048 bytes and the program starts from an address 0. (b) The input data size is 512 bytes and stores from 3000. (c) The results of 30 bytes generated after program execution are stored at address 4000.
- 12. Explain General Purpose Register Organization in CPU.

(5)

OR

Compare RISC and CISC architecture in CPU organizations.

(5)