



BRAINWARE UNIVERSITY

Term End Examination 2023
Programme – BCA-2019/BCA-2020/BCA-2021
Course Name – Computer Organization and Architecture
Course Code - BCAC202
(Semester II)

Full Marks: 60

[The figure in the margin indicates full marks. Candidates are required to give their answers in their own words as far as practicable.]

Group-A

(Multiple Choice Type Question)

1 x 15=15

- Choose the correct alternative from the following :
- (i) Select the correct one, In a generic microprocessor instruction cycle time is
 - a) Shorter than machine cycle time
- b) Larger than machine cycle time
- c) Ten times the machine cycle time
- d) Exactly the same as the machine cycle time
- (ii) Indicate that the stack pointer in the microprocessor is a
 - a) 16 bit register that point to stack memory locations
- b) 32 bit accumulator

c) memory location in the stack

d) flag register used for the stack

- (iii) Select, The Micro program is
 - a) The name of source program in micro computers
- b) The set of instructions indicating the primitive operations in a system
- c) Primitive form of macros used in assembly language programming
- d) Program of very small size
- (iv) Select, If we use 3 bits in the instruction word to indicate if an index register is to be used and if necessary, which one is to be used, then the number of index registers to be used in the machine will be
 - a) 3

b) 6

c) 5

- d) 8
- (v) Select, in the absolute addressing mod
 - a) Operand is inside the instruction
- b) Address of the operand is outside the instruction
- c) Register containing the address of the operand is specified inside the instruction
- a) Location of the operand is implicit.
- (vi) Identify the addressing mode used in an instruction of the form ADD X, Y, is

Brainwishnapur Bengal-Tuv		
a) absolute	b) immediate d) indirect halt the CPU and use this time to send information on	
a) Direct memory access c) System Interrupt (viii) Identify Pseudo-instructions ar	the standard in any program that	nave
a) Assembler directivesc) Instruction in any program w	corresponding machine code inst	ruction
will not change the output for (ix) Identify the addressing mode to	or any input used in the instruction PUSH B is	
 a) Direct c) Register indirect (x) State the CPU of a Computer to process is called 	b) Register d) Index akes instruction from the memory and executes them. T	his
a) Load cycle	b) Time sequence d) Incognito mode in a browser ementation of the cache memory is	tion of the
	processor and memory	tion of the
a) Block c) Word (xiii) Choose the correct one: Paralle	d) Byte I processing has single execution flow.	
a) 0	b) 1 d) flase for simultaneous access to a resource, physical or logic	cal.
a) Multiprogramming c) Threads (xv) Choose the correct one:	b) Multitasking d) Concurrency	
a) Serializationc) Serial processing	b) Parallelism d) Distribution	
	Group-B (Short Answer Type Questions)	3 x 5=15
 Explain, How does a cache memory Explain, How does a TLB work in vir Implement a cache memory in a co Compare and contrast synchronous Design a simple CPU with a control 	mputer system. and asynchronous DRAM.	(3) (3) (3) (3)
Design a memory controller for a co		(3)
	Group-C (Long Answer Type Questions)	5 x 6=30

98, Hamkilshing Kolkata, West Bengal-70012	
(5)	

		398, Hamkrishing S. Kolkata, West Beng
7.	Describe the difference between von Neumann and Harvard architectures?	(5)
	State the function of the control unit in a CPU?	(5)
9.	State the purpose of a memory hierarchy in computer systems?	(5)
	Tell the role of an I/O controller in a computer system?	(5)
11.	Evaluate the performance of a computer system with and without a TLB.	(5)
	Design a new cache coherence protocol for a multiprocessor system.	(5)
	OR	
	Design a new virtual memory algorithm for a computer system.	(5)